SVTC Technologies Selects Synopsys' Manufacturing Tools to Accelerate Time to Commercialization | 7/14/2010 |
Open-Silicon Integrates 50 DesignWare Interface and Analog IP Products with 100% Silicon Success | 7/7/2010 |
ARM, IBM, Samsung, GlobalFoundries and Synopsys Announce Delivery of 32-/ 28-nm HKMG Vertically Optimized Design Platform | 6/17/2010
5 I: @& n+ K& N4 m |
PrimeTime 2010 Scales Timing Analysis Beyond 500 Million Instances | 6/17/2010 |
Synopsys Delivers Optimized Lynx Design System for Common Platform 32/28-nm Technology | 6/17/20106 L, X! d. D! e' M* o; W0 |9 ~9 v5 m
|
Synopsys Unveils Galaxy Characterization Solution for Standard Cells, Complex Macros and Memories | 6/17/2010 |
Synopsys Unveils StarRC Custom 3D Extraction Delivering 20X Speedup | 6/17/2010 |
Synopsys Delivers Comprehensive Custom Design Solution for TSMC Analog/ Mixed-Signal Reference Flow 1.0
) [# L6 O9 i: B$ b | 6/11/2010 - ~# o; I' w" L
|
Synopsys to Acquire Virage Logic ' g; y: s: J% F! |+ M4 a- G8 y( e
| 6/11/2010 ! @/ k! q& W9 y7 G! z
|
Synopsys and IEEE-ISTO Launch Technical Advisory Board to Evolve Interconnect Modeling Standard
% M+ F y6 v6 Q" V | 6/7/2010
! `% V3 |( k7 B. E2 U, K |
Synopsys Announces Synphony HLS Support for Xilinx Virtex-6 FPGAs
7 `. F* {, @9 s" ], c2 T. z+ o' ^ | 6/4/2010 * k0 ~6 D) o$ o/ k5 Q
|
Synopsys Press Publishes "The Ten Commandments for Effective Standards"
3 p D( Y( A9 m( J7 Z0 ]; h | 6/4/2010
7 ?2 o5 _* z9 k, Q |
Synopsys Collaborates with SMIC to Deliver USB Logo-Certified DesignWare USB 2.0 nanoPHY in SMIC's 65-nm LL Process Technology ! C9 [% [. i$ F
| 5/13/2010 / E; n" ^6 T) k' X3 W5 o1 M. m( G
|
Latest Synopsys IC Compiler Release Delivers More than 2X Speed-Up, Enhanced In-Design Technology and Production Support for 28/32nm x, |; |( [# }- \
| 5/7/2010 ' F7 N# r# r5 a0 C
|
Synopsys Unveils Ethernet Controller IP with New Audio Video Bridging Feature " k% D8 ]8 N' L7 O c4 \
| 5/7/2010 ; q4 Y2 Y& h: w% a$ O: i: r
|
Synopsys Launches Industrys First MIPI DigRF v4 IP
/ ]" r+ C. E! f G$ x4 i | 5/3/2010
: K7 D* B3 d) o' h" J, r |
New Synopsys Universal DDR Controllers Improve Performance and Reduce Cost of Embedded DRAM Interfaces
) n3 R! \( @& d9 h, t | 4/28/2010 + h; {- v0 [- T- u9 K# d6 \1 i
|
Synopsys Announces Support for Actel's New SmartFusion Intelligent Mixed-Signal FPGAs % S, ^& {0 J4 Q' j+ s- h( E# E
| 4/22/2010 ' g9 h! h5 D/ U k6 C6 N
|
Synopsys Introduces the HAPS-60 Series of Rapid Prototyping Systems / Y6 j+ i. z( Z d7 l5 `
| 4/19/2010
+ J& d- l6 I5 G9 W8 a8 W |
Synopsys Expands IP OEM Partner Program with Two New Members 5 |) c' Q: z2 ~7 F* i
| 4/14/2010 3 j& A6 _9 ~3 `
|
Synopsys DesignWare DDR multiPHY IP Supports Six DDR Standards In a Single PHY
5 Z1 b1 Q4 o3 x | 4/7/2010 + o8 ^* Y" ?# F( ?6 m/ m' X
|
Synopsys' DesignWare SuperSpeed USB 3.0 IP Receives USB-IF Certification
' Q, E9 y; ?1 P% }6 d# Z | 4/5/2010 1 s* j* [6 [" y/ i
|
SiliconBlue Selects Synopsys as FPGA Synthesis Partner for Its iCE65 mobileFPGA Family 7 P6 S' N% ?0 z H
| 4/1/2010 ) J/ |9 E9 Y, O0 U! |
|
Synopsys Galaxy Implementation Platform Enables First-pass Silicon Success on Infineon's 40-nm X-GOLD 626 Wireless Product
: @$ d! F7 I( \ | 3/30/2010 - u9 s7 s: n- X0 @. h9 g6 ~ B
|
Design Compiler 2010 Doubles Productivity of Synthesis and Place-and-Route ( X3 @9 _) D% p
| 3/29/2010
, ~4 G0 }: y D |
Nationz Technologies Achieves First-Pass Silicon Success with CustomSim Mixed-Signal and VCS Functional Verification Solutions
) q$ B/ V9 x* J$ E$ b | 3/23/2010
6 z" M4 o9 F8 {1 z" A |
Renesas Technology Adopts Synopsys Proteus OPC for 28-nm Development , w- V& O) a; r- v+ y+ }
| 3/23/2010
( |" F9 b+ M g0 u% g |
Synopsys Completes Acquisition of CoWare , ^5 S# E, n7 C8 ^1 J; L; ~
| 3/23/2010
, Y3 f/ g% T$ l& ~3 k7 o) a2 r |
IMEC and Synopsys Collaborate on 3D Stacked IC Development
2 f# ~% f2 J, J, ~7 o; | | 3/10/2010 + E' z' w: H7 S+ |6 U7 B
|
Synopsys Galaxy Custom Designer Accelerates Analog/ Mixed-Signal Engineering Productivity with Built-in DRC Visualization and Correction ) u ]& [7 N- Z, |6 z7 ~/ |# N
| 3/10/2010 9 {$ `! b; k' q& J
|
Yamaha Tapes Out Graphics Chip with Synopsys Design Compiler Graphical ( M9 I, K7 F$ }- R
| 2/9/2010
2 G' y0 B Y5 n |
APAC IC Adopts Synopsys Galaxy Custom Designer Solution for Analog/ Mixed-Signal IC Design Services
" @& h- j$ F/ Y9 @ F: m- w1 C8 G | 2/8/2010 . D" g3 `/ @7 w
|
Synopsys to Acquire CoWare
- [& X4 Y0 ?4 R8 ?. g | 2/8/2010 1 E, j3 V: E4 `; V, e' v9 e! @% {
|
Synopsys Acquires VaST Systems Technology 9 I1 ^( b/ G/ M2 w l- |$ N0 J" }
| 2/3/2010
; _3 n) y7 d5 d7 Z |
Synopsys Expands DesignWare IP Portfolio with MIPI IP Solutions
$ K+ A" v0 @+ z | 1/25/2010 1 q3 M5 L7 _- [' `1 X
|
Synopsys Launches DesignWare HDMI 1.4 Tx/Rx Controller and PHY IP Solutions for 40-nm Process Technologies
9 v- l# g8 G8 n5 d' x- k( e, p | 1/25/2010
7 L: g3 [. F! J3 Z |
Toshiba Information Systems Standardizes on VMM-LP Low-Power Verification Methodology / @/ V! |9 d. A R) N
| 1/25/2010 ' U# V" Z' A# x( K/ y
|
Synopsys Announces DesignWare Protocol Analyzer for Verification of SuperSpeed USB 3.0-based Designs , J1 ~% g- ?# F, ~
| 1/13/2010 + O; o: n: v Z2 Y1 z) b+ p( p
|
Synopsys Introduces SystemC TLM-2.0 SuperSpeed USB 3.0 Models
4 Z, g5 r t9 N! n) E" J6 H0 d9 X | 1/12/2010 # u1 w% j1 S! t1 b9 R/ y V
|
Synopsys Multicore Technology Speeds Timing Sign-Off by 2X 4 H3 o+ j. [! \/ G7 A: b
| 1/11/2010 5 L: ^" I* ^# N; r- r; d
|