|
Sr. Layout Engineer /Staff Layout Engineer/ c2 ]7 B/ p- X: D- `; B- \ ^
2 K8 I6 q3 U: K5 A% T9 N6 Y0 I9 i
公 司:one famous IC company, L/ O$ [, g% C8 P, o9 _1 d
工作地点:上海
* n9 t$ u) Z0 N
) }. u, ^4 {- x- CJob Requirements:
1 f/ Q, N A0 D9 C-Work with circuit designers to build physical design floor-plan; l; o$ ?6 Z, [. l0 y
-Complete the physical layout design with the constraints of circuit design requirements; ; I: o" z8 U( f( f( e2 P1 p
-Verify the physical layout design to meet both circuit design requirements and process requirements; - W, z: ^! Y" L. b# }' o
-Use the advanced technologies to improve layout design quality and efficiency.
# ~7 I4 R. x- {, R9 x8 m ~% O8 I9 e ~$ b& g% u$ r t
Qualifications: / E" ~/ k& v3 q( j7 m! X+ j8 ^
-College degree (or above) in Electrical Engineering or other related engineering field; $ B* S/ [9 Z+ o
-At least 4 years experience in layout design field with rich tapeout experience;
* Q, S* u/ l' b& }7 W, {-Good understanding of basic electronic principles dealing with circuit and layout design;
- d, \2 S- h! ]-Familiar with IC layout methodologies, flows and CAD tools such as Cadence virtuoso layout, Caliber physical verification;
9 [' s6 V% B0 v9 X8 ~-Prefer experienced in PLL and IO design + Q0 E: \# N8 ~1 _% }" h% t) X
-Patient, A good team player, Good communication skills;
' t' c1 t. p8 `: j1 {2 ?-Can communicate with both written and spoken English. |
|