標題: 用傳輸門VCO和動態PFD設計低功耗CMOS瑣相環[簡] [打印本頁] 作者: sjhor 時間: 2007-5-24 08:58 AM 標題: 用傳輸門VCO和動態PFD設計低功耗CMOS瑣相環[簡] A CMOS Low Power PLL Designed in Transistor Level with Transmission Gate VCO and Dynamic PFD O+ H# Z7 T6 L9 v
YUAN Shou-cai,ZHENGYue-ming 7 Q \1 k6 C$ i5 w, rSchool of Electronics and Inf ormation Engineering,Xi’an J iaotong University,Xi’an 7 1 0 04 9 ,China6 x# ^! K, T1 X! {. ^2 D3 p
Abstract: To realize the high speed and low power CMOS PLL (Phase Locked Loop), the new circuits of VCO and PFD is designed in transistor level. In the VCO , the high speed and low power is realized using transmission-gate(TG ) with an adaptive delay cell and low supply sensitivity. This delay cell has a built in compensation circuit that senses and corrects the delay variation caused by supply fluctuation . And in the PFD , low power and small chip area is realized with the dynamic inverter. A fully CMOS PLL using these components has been designed based 0.6 μm CMOS technology and its SPICE model. SPICE simulation results show that at 2.5V supply voltage, the designed PLL can operate over 1000MHz and dissipate power less than 50mW ./ a" m6 U& g$ ?0 N6 ~2 L, U/ `- ~$ \7 X9 _
！！不知這是幾年份的PAPER，希望這篇對小弟有所助益！！
