SVTC Technologies Selects Synopsys' Manufacturing Tools to Accelerate Time to Commercialization | 7/14/2010 |
Open-Silicon Integrates 50 DesignWare Interface and Analog IP Products with 100% Silicon Success | 7/7/2010 |
ARM, IBM, Samsung, GlobalFoundries and Synopsys Announce Delivery of 32-/ 28-nm HKMG Vertically Optimized Design Platform | 6/17/2010 8 ?: i8 P. _& y2 Z- P1 F5 n' P, d
|
PrimeTime 2010 Scales Timing Analysis Beyond 500 Million Instances | 6/17/2010 |
Synopsys Delivers Optimized Lynx Design System for Common Platform 32/28-nm Technology | 6/17/2010
- O) G7 \9 ^7 J) }6 Q |
Synopsys Unveils Galaxy Characterization Solution for Standard Cells, Complex Macros and Memories | 6/17/2010 |
Synopsys Unveils StarRC Custom 3D Extraction Delivering 20X Speedup | 6/17/2010 |
Synopsys Delivers Comprehensive Custom Design Solution for TSMC Analog/ Mixed-Signal Reference Flow 1.0
j2 g, Z: `5 V `9 F3 q | 6/11/2010
/ R: j( J$ H7 D! h |
Synopsys to Acquire Virage Logic 6 j% s C2 N/ J% B
| 6/11/2010
) u* S# z Q- G% D' k |
Synopsys and IEEE-ISTO Launch Technical Advisory Board to Evolve Interconnect Modeling Standard
% W- q* d8 Z% e | 6/7/2010 % P$ W& d# N/ V# P
|
Synopsys Announces Synphony HLS Support for Xilinx Virtex-6 FPGAs
8 D v. P% r9 e T N | 6/4/2010 1 `, M M$ W S7 j4 i2 A/ s% Z
|
Synopsys Press Publishes "The Ten Commandments for Effective Standards"
& J& L* L k/ w0 N, f# ?* V | 6/4/2010
, H: T( P) u8 T/ V5 Y |
Synopsys Collaborates with SMIC to Deliver USB Logo-Certified DesignWare USB 2.0 nanoPHY in SMIC's 65-nm LL Process Technology 1 w t# J# X1 ]' p2 Z
| 5/13/2010 1 S2 @* N1 j4 B4 h' X( [3 |1 F
|
Latest Synopsys IC Compiler Release Delivers More than 2X Speed-Up, Enhanced In-Design Technology and Production Support for 28/32nm ( H z# Q& A8 r: v
| 5/7/2010
" b, j: t4 k4 H% c9 t4 O0 P |
Synopsys Unveils Ethernet Controller IP with New Audio Video Bridging Feature & d6 X6 g( g3 V Z$ M. Y! c; F
| 5/7/2010
) {0 x) A% q" d9 F$ x( M |
Synopsys Launches Industrys First MIPI DigRF v4 IP
, p/ V8 N4 T, S P+ d | 5/3/2010 " N5 v; A l' B' r
|
New Synopsys Universal DDR Controllers Improve Performance and Reduce Cost of Embedded DRAM Interfaces ' N* }# ^- \3 z9 e, C- n4 d
| 4/28/2010
3 O/ u9 J* G: m" }' R' C* L8 I |
Synopsys Announces Support for Actel's New SmartFusion Intelligent Mixed-Signal FPGAs
; d1 _0 j, ~5 N4 a: G, ?! W9 H1 j | 4/22/2010
( B7 ^% ]. v% \6 k* o& \% m0 ^; w |
Synopsys Introduces the HAPS-60 Series of Rapid Prototyping Systems
/ e/ j' u+ f/ s | 4/19/2010
' i5 M# O$ Q {* z- w |
Synopsys Expands IP OEM Partner Program with Two New Members / {5 b- I* k* \0 k) ^# l
| 4/14/2010 3 D3 y+ u# u6 S% a( ?
|
Synopsys DesignWare DDR multiPHY IP Supports Six DDR Standards In a Single PHY
- C6 K$ } h& p, m) W$ i9 m | 4/7/2010
- e9 A+ ?$ z+ d8 H |
Synopsys' DesignWare SuperSpeed USB 3.0 IP Receives USB-IF Certification ! r/ F' `% b& q3 c% {4 |( |
| 4/5/2010
* T% F7 {0 v p' a |
SiliconBlue Selects Synopsys as FPGA Synthesis Partner for Its iCE65 mobileFPGA Family
- R h5 K8 z. ~+ O. g' I | 4/1/2010
$ T/ g+ n' U" A |
Synopsys Galaxy Implementation Platform Enables First-pass Silicon Success on Infineon's 40-nm X-GOLD 626 Wireless Product 0 A" o' Y+ s5 e* g+ j8 R! ~1 S
| 3/30/2010
7 e$ Z" V7 v( @ |
Design Compiler 2010 Doubles Productivity of Synthesis and Place-and-Route ) V5 U! V1 S6 B, {8 f/ b
| 3/29/2010
: H6 H, i3 g! z |
Nationz Technologies Achieves First-Pass Silicon Success with CustomSim Mixed-Signal and VCS Functional Verification Solutions
7 i# j- R6 x1 U9 u3 @3 X5 \4 Y; Y5 Z1 h | 3/23/2010
5 x$ `6 {9 W' {4 A! g+ |8 y2 t7 J |
Renesas Technology Adopts Synopsys Proteus OPC for 28-nm Development
6 ^1 n x' f G' M2 Z$ J5 i: t | 3/23/2010
; _& i$ ]# }' [/ h3 Z |
Synopsys Completes Acquisition of CoWare 1 q* H7 f' p4 x) @8 O- |# o
| 3/23/2010
; Z9 J6 k v; Q" w1 j% S' ` |
IMEC and Synopsys Collaborate on 3D Stacked IC Development 5 [7 \/ G1 D0 ^+ t' n
| 3/10/2010 1 n1 d9 X1 b( P5 O, v4 r% W
|
Synopsys Galaxy Custom Designer Accelerates Analog/ Mixed-Signal Engineering Productivity with Built-in DRC Visualization and Correction
1 C* k5 h! _6 A- t | 3/10/2010 # G9 L+ P2 ^4 i- `8 p9 R& d
|
Yamaha Tapes Out Graphics Chip with Synopsys Design Compiler Graphical
5 i0 ]" e+ e* S3 |" Y | 2/9/2010 8 l% |& v# P3 I! v' N( i
|
APAC IC Adopts Synopsys Galaxy Custom Designer Solution for Analog/ Mixed-Signal IC Design Services : s: w4 k9 K l) u+ [
| 2/8/2010 ' [& u# f8 T- H) ^( Z j
|
Synopsys to Acquire CoWare : ^. `: K: P: f) x, c) h
| 2/8/2010 ( R( W8 o% m$ h1 S, R" z% M' h! f
|
Synopsys Acquires VaST Systems Technology . U* M8 W1 r. @' J9 W, I
| 2/3/2010
+ O! F' ]! J4 x% {) r' R |
Synopsys Expands DesignWare IP Portfolio with MIPI IP Solutions 9 r3 [' A" z! d! { ^. w' Z
| 1/25/2010 [& r' g5 T% e. k7 H! p0 g" M
|
Synopsys Launches DesignWare HDMI 1.4 Tx/Rx Controller and PHY IP Solutions for 40-nm Process Technologies
5 c+ \1 \$ b9 `+ g7 o | 1/25/2010
; \( U2 M# p+ y9 t9 l5 G3 W |
Toshiba Information Systems Standardizes on VMM-LP Low-Power Verification Methodology
. r" Z6 y% w7 F- @% c, A9 n | 1/25/2010 $ L( x9 t Z, u% @. M" q
|
Synopsys Announces DesignWare Protocol Analyzer for Verification of SuperSpeed USB 3.0-based Designs 6 f- a4 G! D5 l/ V& ^
| 1/13/2010
9 i n5 o- m, { |
Synopsys Introduces SystemC TLM-2.0 SuperSpeed USB 3.0 Models 9 k! C$ M0 l, a& p& g8 y+ I
| 1/12/2010 8 ?: i7 i) t' D5 s! |5 i
|
Synopsys Multicore Technology Speeds Timing Sign-Off by 2X # b* s7 A' r$ H, ]/ c; r: E6 @
| 1/11/2010 . e \& Z" Q" W' S# ?
|