Chip123 科技應用創新平台
標題:
在Astro的SDC FILE用set_multicycle_path指令就發生錯誤
[打印本頁]
作者:
jianping
時間:
2008-3-24 06:11 PM
標題:
在Astro的SDC FILE用set_multicycle_path指令就發生錯誤
Dear all~~
5 k I: ?8 D5 g! Q
能不能請教一下,因為我再SDC FILE用了set_multicycle_path 指令,所以Astro 在load SDC File 時,就會發生錯誤(No pins matched),難道ASTRO 不能用這個指令嗎??
( k* v2 E" y9 W; @: N7 |7 Q. f2 F
( I+ D: l$ c% [
LOAD SDC FILE時
0 Q: g; B( E$ B6 j, M3 c
Astro 訊息
+ j. D/ w. [$ z6 p" a7 k) G! E/ B/ f
---------------------------------------------------------------------------
0 i5 A; E) [7 T8 T$ U9 V
Info: starting Tcl processing
K5 }1 K+ f% P* v2 U
Info: building design object name tables
, i4 \$ ]. C! n+ R$ x6 `) E
Warning: No pins matched 'TOP/test/mul/A[26]' (SEL-004)
) S' e0 K4 A& N/ u$ U' P2 X& @
Warning: No pins matched 'TOP/test/mul/A[25]' (SEL-004)
+ ^, D8 Y9 i9 v' f! T4 S; _( G
# J7 t- k; H* h% p8 [2 O
----------------------------------------------------------------------------
. D: x" T: j2 d
SDC FILE
! B' v, V! w2 y* k. t% {
3 W* E$ i9 ~8 ?
set_multicycle_path 9 -through [list [get_pins \
9 X! s& m4 B* h* p Z
{TOP/test/mul/A[26]}] [get_pins \
$ { `# f$ |# k- A7 ]' Q
{TOP/test/mul/A[25]}] [get_pins \
- u W8 k" } h. c
& g, ~3 @0 ^& U: s- \
0 n- J3 ]9 N% h: {% }
-----------------------------------------------------------------------------
" Y7 ^4 ~) v/ [( X* r2 t- x& S; T$ n
Verilog File
2 o, _7 B7 g% E$ p7 S
2 }3 R/ m5 D L: h/ t, W
uniquify_mul_0 mul ( .A(icwAeYfSum[26:0]), .B(
3 _" H7 Z/ j! _& L4 o
icwAeYfNum[18:0]), .C(ae_avg) );
作者:
chyauchyau
時間:
2010-1-19 04:59 PM
請將這個PIN設在PRIMITIVE CELL的INPUT
' P f0 r3 F6 L# S$ y' j5 \% X* z+ h
uniquify_mul_0應該是個module吧
" b1 ]( k2 Z0 m: G) X) n, |( W
, q* X) P7 n, `5 t" P: A
chyauchyau
歡迎光臨 Chip123 科技應用創新平台 (http://chip123.com/)
Powered by Discuz! X3.2