Chip123 科技應用創新平台
標題:
Cortex-M0+ IP Core
[打印本頁]
作者:
sinoicboy
時間:
2014-3-7 11:22 AM
標題:
Cortex-M0+ IP Core
本帖最後由 sinoicboy 於 2014-3-7 11:24 AM 編輯
& D6 [% |+ d0 |& f# \/ b! g8 A
4 M+ k% Z0 m7 ]; o) F2 U ^
[attach]19654[/attach][attach]19653[/attach][attach]19655[/attach][attach]19656[/attach]
) z9 n7 s% O( S
2 @4 j# r" [' H7 d
iconstart@gmail.com
$ ~7 }$ z* ^4 b8 m3 t9 c
8 Q8 f! F' G) x% F; S- n
AR085-DA-70000-r0p0-03rel0/
2 h3 e* r. _+ ^. B8 m- q
AR085-DA-70000-r0p0-03rel0/doc/
" _" P, I) P! a* |# O
AR085-DA-70000-r0p0-03rel0/doc/ARMv6-M_architecture/
, |1 {( z- ]& d0 b- q
4af79e0557cc9c6863c2eab0f890aaad AR085-DA-70000-r0p0-03rel0/doc/ARMv6-M_architecture/DDI0419C_arm_architecture_v6m_reference_manual.pdf
* s! Q A5 M$ P; y; m
AR085-DC-11001-r0p0-04rel0/
9 v) e0 @. a+ A" U
AR085-DC-11001-r0p0-04rel0/doc/
+ W; q/ D h) \8 n; ~9 |, W" J+ U
AR085-DC-11001-r0p0-04rel0/doc/errata/
8 ^8 j6 Z# l4 k6 }$ |6 m
57ce61d69a56fae9dff02a664dc0930a AR085-DC-11001-r0p0-04rel0/doc/errata/ARMv6-M_Architecture_Errata_List.pdf
5 x$ r3 n" d8 @5 ]" [
AT590-BU-11001-r0p1-00rel0/
% u" y% g- _% w s* v/ B
b2bb2db05b71fa9e2ecd4c2841c22f3f AT590-BU-11001-r0p1-00rel0/Cortex-M0+_Product_Errata_Notice_v4.pdf
3 H$ F3 M$ u2 k: \* _+ C A
d305236940b52b92b81e8579435efe7e AT590-BU-11001-r0p1-00rel0/Cortex-M0+_Software_Developers_Errata_Notice_v4.pdf
, D9 y/ |: V |9 S A( v
2d80706f7a099ac4a9674908c50d730e AT590-BU-11001-r0p1-00rel0/AT590-BU-11001-r0p1-00rel0.lst
1 S9 B- G0 T/ X- X8 `
AT590-BU-50000-r0p1-00rel0/
4 a8 u5 ?6 e. f' q) f
70404309a7929774e3bd8786e10771eb AT590-BU-50000-r0p1-00rel0/ARM_Cortex-M0+_r0p1-30rel0_ReleaseNote.pdf
- O2 \8 f7 \, N! r5 A& ^! k
AT590-BU-50000-r0p1-00rel0/logical/
2 j8 r0 a& B. }! `* I* L: Q
AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/
& _5 Z% ?( P0 q! A0 f- f) v& O- R5 ^* c
AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/
Z0 \& j- ?. {2 u( k* H6 w
80fe9cfaeb5e260f70aebfcac0bdf888 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_dp_cdc.v
0 Q4 X# v5 Z7 B" @- L' y
063cdb1c994aca1f31971a3d52da426d AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_dp_sw_defs.v
" Z" C* P' a8 k {+ }' ]7 I7 o
17f0e782572ea85e916a26ef804106ac AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_dp_jtag_defs.v
6 I% O4 J! k, Z: f4 O
db6b0ced453f9ba83035ca0b2d31c55d AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_ap_mast.v
* R$ q h7 D5 d, W6 V6 P+ a7 O
12e85d89d377ef33f7a41f5f49bf20f0 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_dp_jtag.v
. r$ d( C! t; t* q
bb3812a6b967f1ffaa604a858064f1d6 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_top.v
3 e4 y* B" u1 b7 U
2b71a63c5d6843c6a0c64972ca0a3483 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_dp.v
1 H9 h: q; K f" D/ f, E% K
fc6a96af9879ce4ccb0c150913d38ab5 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_ap_cdc.v
# S5 G# N- s3 {5 g+ V
72017024f98163d43c2f77e920560bd3 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_ap.v
+ s5 l2 }+ ]* S1 c: n [
6ca54cbd04210e471b30aaca343e1966 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_ap_mast_defs.v
) u0 K4 A( x( C2 R# U9 y
764fcf3fa6ce572a3325f069a591baf6 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_dp_pwr.v
y' D8 a& D, P# }9 N; I/ y9 `
3ffb32cddb6a7e19f9f91e437f7ca59b AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/CM0PDAP.v
" S& }8 p! _+ M3 n! Q/ X
75d1d91ab79ae9e0e044ed1ef71cf03e AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_dp_sw.v
, B @, [* D' q
AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/
" Z7 c/ k+ c# H! h
AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/
) x0 B6 H) W. \8 `& q3 F
95d54f552eade07ede322600da1f95c3 AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_dbg_bpu.v
1 z" n. j1 D. m( \) d
302c07875f4fc2cfe52c087ca6429cc0 AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_matrix_sel.v
, r c4 o7 @( Z8 E( b
fce226f9ab48e92ff074fcad3dec6728 AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_dbg_sel.v
+ o7 M- b5 p7 j3 |; C" s# h
c00549e61aae47696609028230712dd6 AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_dbg_ctl.v
- m/ F# U5 N q, P W
ed481eab3481c71d4e2dc94531b88a3d AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_nvic.v
/ n$ H$ k f) T1 N' }
57a19fb958028b39c425e6ac68f882aa AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_top_sys.v
4 {$ V5 o, x+ P+ P4 P/ g; U5 Z
66bc815f02ad900042cec326a6679963 AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_dbg_dwt.v
) }! N, {/ ~8 @% W
62d60f5f2bceb3ce3f82e8fcb48446ff AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_mpu.v
( b, G \ w% G- b" l2 ]8 L
4b054567197e5f54d3bacf492271f4c9 AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_matrix.v
4 f& ]# o9 l, Z6 j
a436b897620bcd65a4f6f7d50345215e AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_top_clk.v
作者:
114142500
時間:
2015-3-11 02:42 PM
thanks! do you have source codes for M0? It‘s very great for sharing the code。my e-mail is
114142500@qq.com
,thank you very much!
歡迎光臨 Chip123 科技應用創新平台 (http://chip123.com/)
Powered by Discuz! X3.2