標題: A famous IC company looking for Analog IC circuit design [打印本頁] 作者: ranica 時間: 2011-7-15 12:20 PM 標題: A famous IC company looking for Analog IC circuit design 本帖最後由 ranica 於 2011-7-15 01:47 PM 編輯 & w. n$ O7 h) y S, t4 a
! L4 D7 A( G l1 e
招聘公司:A famous IC company 0 a! D, j6 h f3 K! I b) P0 ~工作地点:Beijing ' V' h# g% q, r, x" H/ b* X9 x' u( k岗位描述:" w6 ~$ i' ?# e/ }' t
· Analog IC circuit design, simulation and verification 8 N* D0 G8 C7 {8 @1 K· Design analog products and blocks such as high current or high capacitive load output drivers, operational amplifier, comparator, voltage reference, oscillator, error amplifier, voltage regulator etc.5 y1 a' [0 w4 p, ~, A) h
· Design of the switching power IC, DC-DC converters, for mobile/portal application 1 `; |. h! ^" R3 `· Evaluation, simulation and analysis of power architectures and circuit topologies2 V2 M& J" g9 s- |9 `
· IC layout including floor planning, DRC, LVS, and LPE 3 r2 R1 q" }+ @0 ^· Work with application and testing engineers to define optimal characterization and testing solution" a( V/ l( _6 N% j- E
· Work with product definers and product engineers in full product development flow2 i' J& V6 _6 l3 `8 d
职位要求: - c+ j- h5 z; a+ RExperience Required f$ X i1 u9 b. l$ {; E# K
· Minimum 5 years direct DC-DC IC design experience, with MSEE or above degree 6 }) O$ y0 B/ z) h V I8 C3 |, ?· Strong knowledge in analog CMOS and Bipolar IC design4 Z: M7 r, l5 Q# y- `
· Working direct experience with switching power supplies, DC-DC converters, Battery charger, and their various topologies% H3 @% m) W. g
· Theoretical understanding of the power electronics, switching power supply topologies g8 n' o1 e6 q# `" \( d( p3 C$ A· Prior experience with power management related IC design a strong plus 2 ^2 \1 M% \. {· Knowledge in analog IC layout5 F7 |8 b) _. B' p( R; N
· Matlab/Simulink/VerilogA or other behavioral simulation expertise a plus 2 d7 {9 ~( T7 w0 ^· Excellent written and oral communication and presentation skills 3 r% ^+ @1 e9 V) J4 @5 m, @· Satisfactory written and oral communication skills in English 9 s7 \- B& z& h3 V( Y3 D5 l
# f* d5 q& [/ v; H) Y3 `5 ~% PEducation Required # ?7 X3 l ^/ a5 _) q4 m MSEE degree or above or equivalent experience 5 V+ M( ?, P0 M! Z4 d1 @ . C* @- s! P% C. J" O$ t; R, O; F
Other7 i- ?- Q/ Q @6 U# t( U. `
Strong communications skills; written, verbal, presentation and listening; + v2 F' } x: V Good interpersonal skills to work in a team environment;, d ^: V6 D4 B# S; b/ E# L% a
Good command of written and spoken English required; ; U' L/ _, m# w/ _0 ^
Excellent interpersonal, written communication and presentation skills ~) k0 N6 ?7 z- a, g
" [# B- x7 _0 H: g0 G: M; l能者與意者請 email resume 與chip123聯絡。作者: ranica 時間: 2011-7-15 01:46 PM 標題: Analog Layout Engineer 招聘公司:NO.14-A famous IC company 6 ^5 c4 _# E) v1 \) {9 n( f招聘岗位:Analog Layout Engineer3 y* j. O2 K" i8 {
工作地点:Shanghai- x- s! e0 d% [4 [) |: o V- p
岗位描述:We expect the engineer to work mainly on analog custom layout design. Help develop CAD capability and automate our design flow. ! {) A: X2 e# F( R4 O & e( ]. E* ^7 T1 i! w* n) o" v8 s职位要求:8 e$ s9 D2 {& b
1. Education: a) Graduate from a well recognized university. b) Major in electronic/electrical engineering program is preferred, although other related programs might be acceptable. c) Bachelor degree is a must, master degree is preferred. 2. Work experience: a) Minimum 3 years layout work experience in a well recognized company. b) Experience in CMOS deep sub-micron process, like SMIC 90nm, TSMC 90nm, or bellow. 3. Skill: a) Virtuoso layout tool is preferred; other layout tool skill might be acceptable. b) Familiar with Calibre, or other physical verification tools. c) Good knowledge on CMOS device physics; certain knowledge on circuit theory. d) Unix/Linux. e) Good with Perl and other scripting languages f) Comfortable in communicating in English, both writing and speaking. 4. Other: a) Have the initiative to work on layout. b) Open mind to learning new things.5 `" K( w4 \- k, v
" j5 H. O3 V( Z+ R( x$ A, `
能者與意者請 email resume 與chip123聯絡。作者: ranica 時間: 2011-7-15 01:47 PM 標題: Verification Engineer 招聘公司:A famous IC company 4 N$ }7 a- p. X. ^工作地点:Shanghai: N1 V, G6 F2 ]- w
岗位描述:Responsibility Responsible for chip/block level design and verification: micro architecture, RTL coding, simulation, verification strategies, test plans, test automation, system configuration, and environment setup. ) x6 p2 Z! N9 q& q9 X+ `% M ' w: S- a* h$ N; ?9 O: a2 h职位要求: $ L% H V* |. L& i; v% c; M- z: V9 qEducation Bachelor or Master degree in Electrical Engineering or Computer science or related field. Experience Detail and discipline oriented, team work oriented Understanding of ASIC/FPGA design/verification flow Familiar with some of the EDA tool such as Verilog/VCS, Synthesis, Timing Analysis, DFT, FPGA is required Network protocol and system knowledge highly desirable (Ethernet, IP, ATM, SONET, DSL, EPON/GPON) Strong skill in C/C++ UNIX scripting is desired # }0 ^' g- g9 V2 v" ^ v; g& j# ^ N) Y- Z( m
能者與意者請 email resume 與chip123聯絡。作者: ranica 時間: 2011-7-15 01:49 PM 標題: ASIC design 招聘公司:A famous IC company 0 C2 R+ ~/ I; i( b$ S工作地点:Shanghai : I6 y0 F' H" t职位要求: 7 W+ d& Y7 ^8 \# H& Z- d. A* C
3+ years experience in ASIC design -> must · BS in Electrical Engineering (or equivalent) is a must have, MSEE is desired -> BSEE must, MSEE plus · Experience with WIFI or related wireless technology (i.e. WIMAX, 3G, LTE, etc.) desired -> plus · System on Chip (SOC) Integration Experience, including AHB/AXI, CPU integration -> plus · Experience with interfaces such as PCIe, Ethernet, DDR, USB -> plus · Working knowledge of networking protocols such as TCP/IP, 802.3, 802.11 -> must · Working knowledge of C programming language -> must · Experience with Medium Access protocols a plus -> plus · Must be expert in Verilog RTL language -> must · Must be familiar with the ASIC design flow from RTL through synthesis, including the tool flow. -> must · Verification experience – Verilog, System-Verilog, Coverage Analysis -> must for verification engineer, plus for design engineer · FPGA emulation experience -> plus · Chip bring-up experience, including use of Logic Analyzer and Oscilloscope for debugging -> plus % X' c& G* Z1 @: [) U( Q- o6 F0 M% N1 |" r/ e l5 p" E+ M5 s
能者與意者請 email resume 與chip123聯絡。作者: ranica 時間: 2011-7-15 01:50 PM 標題: RF engineer 招聘公司:A famous IC company5 r% A: k p0 d1 Z
工作地点:Shanghai) |. n$ m+ \; m5 O9 Z: B4 j
岗位描述:9 N" U* R' J0 [* R7 ~6 d
8 u4 y: v* g% W4 _& u0 R: h
Responsibilities 1. RF system design on schematic and PCB layout review, including critical component specification and part selection, RF chain margin calculation, device interconnection check, PCB EMI analysis and cross interference check. 2. Perform board level debug and testing including impedance matching (noise figure and gain for RX, power and efficiency for TX), device operating point optimization, RF calibration, 3GPP non-signaling/signaling testing target for GCF compliance. 3. Collaborate with core team engineers for specific issue logging, feedback, debugging and problem solving. 4. Provide technical support to customers and work with technical team and/or FAE for customer R&D projects.* M9 w% T& |0 B; o# o
m5 d. N; O/ n! Q* Y; @
职位要求:6 \- R8 T( i9 K+ c
Required skills and experience 1. 5~10 years experience in cellular radio system design or testing 2. Understanding of general RF and microwave principles including Smith Chart, multi-port S-parameter calculation, transmission line theory and impedance matching etc. 3. Knowledge of RF circuit analysis including filter design, noise figure calculation, amplifier (LNA/PA) design, oscillators and mixers, phase lock loop design etc. 4. A good knowledge in RF components, such as RF transceiver, SAW, duplexer, LNA and RF switch. 5. Experienced in lab hands-on test fixture and prototype making and impedance matching and tuning 6. Knowledge and experience in RFIC characterization and test, understand principles of RF calibrations and device optimization. 7. Experience and knowledge of GSM/GPRS/EDGE/WCDMA phone development process and RF performance DVT steps. Familiar with compliance tests for GCF/PTCRB 8. Familiar with RF testing equipments, CMU200, Agilent 8960, network analyzer, spectrum analyzer, and signal generator. 9. A good working attitude. 10. Excellent oral and written communications and interpersonal skills' able to function effectively in a team environment. 11. Master degree in Electrical Engineering with a specialization in telecommunications 12. Knowledge of RF system link budget calculation, wave propagation, antenna modeling and design is a plus. + Q0 f; A( f$ l' }- p
6 g* t, W2 R. P' m3 m I能者與意者請 email resume 與chip123聯絡。作者: ranica 時間: 2011-7-15 01:51 PM 標題: ARM MCU Senior Hardware/Validation Engineer 招聘公司:A famous IC company+ V9 P& c( A: B( R6 {
工作地点:Shanghai # m* a: Q& U! ?& S4 `; W% }- I( x岗位描述: z, I- k& |8 j+ p. B* d0 O7 Y: H- S
Summary: The primary objective of this role is to perform hardware tasks for the XX 32-bit ARM-based MCU product line. This includes design and manufacturing of the evaluation kits, reference designs, and functional validation of the products. You may also be involved in AT91 products support. You will be located in Shanghai and will work in close cooperation with the product application team located in France. Key responsibilities/duties: 1.Perform tasks of AT91SAM product functional validation, including validation plan writing, validation software and scripts development, validation implementation and validation report composition to validate the products functionality, performance, robustness and characteristics. 2.Perform tasks of AT91SAM based reference design projects, including specification writing, system design, schematic capture, PCB design review, manufacturing follow-up, prototype validation, production test package development, and project management, to provide industrial turn-key solution to the customer. 3.Perform tasks of AT91SAM Evaluation Kits projects, including specification writing, schematic design, PCB design review, manufacturing follow-up, prototype validation, kits production test package development, and project management, to provide professional evaluation and development kits to the customer. 4.Provide professional technical support to other teams with dedicated test boards, hardware debugging, and critical issue investigation, etc. to take responsibility of hardware related tasks of the application team. 5.Participate in customer support of all the AT91SAM products, including hardware design review, debugging, and critical issue investigation, etc. to revolve all the hardware issues from customer. 6.Write documents including application notes, technical articles, project documents, user guides, etc. to provide documentations to the application team.% B: J5 E( V% p" o
" P5 D; d4 J8 T职位要求: ; H( [( S J7 ]+ r7 e8 FRequirements (indicate “must” or “preferred”) Key skills & knowledge (technical): 1.Must have rich experience on ARM microcontroller based product functional validation, including low level drivers of ARM on-chip and on-board peripherals’ functionalities, MCU performance and characteristics testing such as power consumption and timing; skill in SOC architecture design is a plus. 2.Must have proven experience in embedded system design based on ARM microcontrollers, including system definition, schematic design (ORCAD), PCB design (Allegro), prototype testing, etc. 3.Must have proven project management skills and experience, including planning, tracking and reporting. 4.Must be self-starter with the ability to proactively propose technically competent solutions, shall like to be result-oriented and shall manage time efficiently. 5.Must have strong understanding of digital and analog electronics fundamentals. 6.Preferred to have embedded system design experience in metering and smart grid industrial. Metrology knowledge is a plus. 7.Preferred experience in high speed digital design and mixed signal design. 8.Preferred knowledge of signal integrity, EMI/EMC; proficiency in Allegro SI Board or HyperLynx, Allegro AMS. 9.Preferred working experience in international environment. Language skills: English fluent – conversation, reading and writing Relevant Experience: 1.Minimum 6-year experience for bachelor and 3-year experience for master in embedded systems development and/or SOC validation. 2.Experience of writing technical documents in English. Qualifications: Bachelor or Master Degree in EE Natural talents (innate competencies/behaviour): Rigor and method Reactivity, self initiative Keen on technical investigation, good deductive reasoning Detail-oriented and pursuit of excellence Work well in a team environment Good communication skill 9 K, t3 w5 e7 N* r: M; a* C $ ?" ?9 T' g& Q: V. R能者與意者請 email resume 與chip123聯絡。作者: ranica 時間: 2011-7-15 01:53 PM 標題: Analog Mixed Signal Design Engineer 招聘公司:A famous IC company- h: W) i+ l6 c' z. L) W: i" e2 t
工作地点:Shanghai% `& W! _7 z4 x
+ Q& R! F( W2 ~7 C/ U岗位描述: $ v* o( M# B$ Y1 [# UJob Summary As an Analog Mixed Signal Design Engineer you are member of one or our PMU product development teams that are defining and finalizing design solutions, from feasibility study to complete qualification and production. As a Mixed Signal Analog Design Engineer, you will be developing analog IP and analog blocks for energy & power management IC. These IPs are then integrated within IC & you play an important role in the mixed signal integrated circuits design. The role will cover the full IC design cycle from specification through to testing of engineering samples. Key Areas of Responsibility 1. Carry out development activities from design, verification to physical validation for mixed signal integrated circuits (Analog, power and digital blocks) for power management IC; - Accountable for proper execution (schedule) & quality of own design - Ensures integrity & documentation of own design 2. Interface with layout team, performing or providing guidance for layout design and controlling layout design and work quality; 3. Evaluate the product with application team to meet customer specification; 4. Debug product to fix incorrect operation and meet customer specification; 5. Works with a project leader to identify tasks and plans; Reports execution progress to support project management 6. Work with an architect to define block specification, simulation, verification and physical validation plan; 7. Work with other team members to build up design knowledge and improve way of working (Continuous improvement & Lessons Learnt) 8. Develop his/her leadership on his/her domain of skills and actions. -Innovations, technologies, methodologies,… 9. Coaches less experienced colleagues when needed or asked for. ; F# A( r# ` z1 }
% k. `+ [( @% r( p/ |, I/ @! N* k职位要求: 4 ?( O9 l+ x, v1 uRequirements 1. BSEE with minimum of 6 years or MSEE with minimum of 2 years analog design experience; 2. Experience designing any or all of the following: DCDC, Charge pump, LDO, amplifier and comparator; 3. Familiar with CAD tools and environments, i.e., design workstations and UNIX; Familiar with Cadence Spectre, Virtuoso Layout XL; 4. Experience in analog layout design and physical validation; 5. Ready to travel (multi-sites R&D developments) 6. Open in communication 7. Good command of English (multicultural environment); 8. Good team-worker with a pro-active attitude; 9. Experience in AMS Top Level Verifications is a plus 10. Experience in CAD support (CAD methodologies and tools) is a plus 11. Experience in PCB design, instrument and measurement, lab skills, and lab evaluation is a plus. ! z% J6 O u$ |/ \9 c8 b% A : E& j% _2 |2 g; A能者與意者請 email resume 與chip123聯絡。作者: ranica 時間: 2011-7-15 01:58 PM 標題: ASIC P&R Engineer 招聘公司:A famous IC company/ z, F( Q$ K' O f. G R' p. w. R
工作地点:shanghai 5 ^+ a- K! I2 D+ h7 E0 ^: X9 k; N* {: x$ f0 |3 M
岗位描述: + e+ u2 _# }" }1 zJob Description: In this role you will be responsible for chip/block level floorplanning, power planning, timing-driven place and route, congestion analysis and repair, clock tree synthesis, timing closure and physical verification (DRC/LVS). Perform circuit custom layout design and power planning. 8 f4 L; A" B. S2 g9 f6 k/ H + L( U# S! I& F+ T" V. d, x: q职位要求: ; P: b+ r3 z) _( l5 N Job Requirement: 1. Experience in ASIC physical design (place and route, DRC/LVS, power distribution, etc.) 2. Be familiar with PR tools such as SOCE/Austra. 3. Be familiar with chip tape out flow. 4. Experienced in circuit custom layout design. 5. BS/MS degree in Electrical Engineering, or science related subject. 6. Good communication and teamwork skills. ) v/ @ j6 m# w. H. w J7 o8 T! v+ {
. Z9 d: m4 E' [# n& C% `
能者與意者請 email resume 與chip123聯絡。作者: ranica 時間: 2011-7-15 01:59 PM 標題: Design Verification Engineer, Staff 招聘公司:A famous IC company% W# J- w1 _+ W) J5 Z9 H
工作地点:Shanghai ; P& ]# e* k5 P! S6 H 6 p3 z! l! A# p. {3 y- [岗位描述: ( f: K- d: X y* w7 y8 @, K. tJob Function This DV Manager will be part of a team working on the future integration of complex SOC and switching product. The successful candidate will play a key role in driving many of the key DV architectural and in depth technical aspects of various projects and perform the following duties: - A multidisciplinary function, working in close collaboration with the design engineering teams and managers and directors on the various efforts involved in the definition and implementation of various projects and scoping development efforts and project schedules. - Responsible for the overall chip verification, in addition to the possibility of direct responsibility for the architecture of specific IP blocks or functions, depending on any specific area of expertise the candidate might have. - Interacting with and guiding a wide variety of internal and external design verification development teams, DV methodology, silicon IP and tool vendors. - Work with senior management, architects, and the design and DV teams across sites to contribute in definition of ASIC products specifications, feature definition and architecture.% E; J8 D$ ?6 Z$ j1 H# e) q
; o" C- Z, X: L* f2 u6 `职位要求: 3 b- ^& D& S9 U, NSkills/Experience - 10+ working experience in the field of design verification, experience in networking or switching design is a big plus. - 3+ years as DV technical lead/architect or manager position. - Proven experience of the latest design verification methodology such as OVM, assertion based coverage driven verification (code & functional coverage), constraint random test generation, formal checkings, power verification, modern design verification tools and languages (e.g. PSL/SVA, SystemC++, SystemVerilog, Vera, Specman, simulation systems) - In depth experience in use of SystemVerilog and OVM to drive testbench is highly desirable - In depth knowledge of ASIC design fundamentals from RTL to GDS including DFT verification. - Experience in power verification is a plus. - Proven debugging and problem analysis skills. - Strong documentation and communication skills. - Good people and project management skills including scheduling, resource allocation, risk assessment, matrix management, and process development and organized and methodical with proven ability to plan and execute project. - Ability to work well in a dynamic, fast-paced, pressure filled, across multiple sites North America and Asia - Flexible in terms of responsibilities and hours. Education Requirements MSEE or PHD in EE or CS 3 ] m9 j9 {5 C5 X0 D$ O( u# J( Q
能者與意者請 email resume 與chip123聯絡。作者: ranica 時間: 2011-7-15 02:00 PM 標題: Digital Verification Engineer 招聘公司:A famous IC company9 u. [# k& D N# `6 y/ s1 G9 F
工作地点:Shanghai% Q9 W: Z% w# k$ `
9 o& k" O+ N3 ?' e: i# x岗位描述: ! V, m$ i% n; q' u; t4 LJob Function 8 v' y' H6 U- W$ H-Develop reusable block-level and system-level ASIC testbenches using Systemverilog & a8 V1 q V$ q: @1 {2 c9 R
-Develop SOC verification environments to support ASIC development. $ @- A0 E! e( T8 t
-Maintain existing ASIC verification environments. $ G! r6 h* @0 @+ r& j: Z& b6 h
-Define and develop application tests required to verify ASICs meet functional and performance goals. 8 v$ O6 N4 O/ t0 A
-Define and implement functional/code coverage plans. # I& D" }1 ~; Z# {
-Develop testing and regression methodologies for new verification flow. 9 a# R0 A# V; j3 Q. b% ?% Z( g- E-Develop/maintain/enhance environment tools/scripts/makefiles.+ B$ o& a$ F( \2 M5 Y
" O7 }/ l0 Y! P+ U$ l0 R h3 _
职位要求:1 g( n% {7 X: f) R" `' a9 b$ _8 c2 }
Skills/Experience 4 j' c# X% O1 T$ n! l w5 K
3 to 5 years of applicable work experience / z' d9 d: _8 d E: B
-Minimum of 5 years ASIC Verification experience in a product development environment ; c: V- O3 c* n$ j0 f, L) w
-Proven ASIC Design Verification skills ! j* s& P* @5 I* ^& O-Rich experience with Vera/Specman E or SystemVerilog : ^3 @) D, h: y3 L' @+ V+ x0 q-Digital verification experience on MIPS CPU/AXI/DDR Controller 5 `: e1 p( L- `' X3 j& q
-Knowledge of data and telecommunication networking(IP/Ethernet) I% U6 z+ B+ N8 ]0 C
-Experience with one or more scripting languages: TCL, Perl, python 6 G, P0 F, s4 A8 Z( ~-Superior debugging skills for large ASIC designs + Y& \2 x' x# p( y! `
-Strong written and verbal communication skills " p9 m: ~9 Y! W m" o-Adaptable to evolving customer requirement ' B0 {2 J2 e l: j2 U7 | ( l# \/ n8 l7 A+ i$ }) REducation Requirements 5 a" e, y% ]: U% `5 @- t- y. hBS/MS degree in Electrical Engineering, Computer Science, or related field 3 q3 Z- I2 m" q4 w4 |8 p- L( |* O; E' [4 q
能者與意者請 email resume 與chip123聯絡。作者: ranica 時間: 2011-7-15 02:02 PM 標題: Signal Integrity Product Engineer 招聘公司:A famous IC company. z& `. P' J; O8 r* u
地点:上海 3 X5 ~1 R {7 w4 c6 N8 [+ q7 }- ~0 b# o
Job Description ' B( l" q9 X& V' jWorking closely with both RD and Application Engineering teams and responsible for defining and supporting IC-package-PCB power and signal integrity solutions including product specification, technical marketing and carrying out customer evaluation, benchmark and support $ V7 w. X7 V5 l1 ?3 q/ S
, n# |/ {: _! r S6 T" ]1 OQualifications ! O. ^( H& g" NProficiency with high-speed I/O (DDR) signal integrity " T4 g# _+ e0 r9 r
Fluent in HSPICE/Spectre/Eldo transistor level circuit simulation for IO noise and timing ! K9 s* S/ l8 n6 C1 V9 hKnowledge on die and IO ring physical design, LEF/DEF/GDS 5 O5 N8 M9 P8 ^5 B# aSelf motivation, teamwork and strong English communication skills (both written and oral) * r. c( i! A( }8 X; [
M.S. or Ph.D. in Electrical Engineering or other related areas8 s! ^: H- y* l) j6 E% u( m# F
0 M$ E. s& K( t' j7 S$ v# e! S
能者與意者請 email resume 與chip123聯絡。作者: ranica 時間: 2011-7-15 02:03 PM 標題: Software Developer – IC Physical Design Database 招聘公司:A famous IC company5 V' T6 {& S% G$ C
工作地点:Shanghai % L+ \' P* @ Q2 c7 ^5 c* N; w% a' C+ u
岗位描述:" ]4 o( y+ r/ q. I' {, k
Job Description Develop and maintain the IC design database for IC-package-PCB power and signal integrity solution - o" p& O" O7 r5 F. d; n3 D+ t, S# `/ I# g/ r
职位要求: ) |+ K' W T* ~6 j0 w( R# e) y$ IQualifications Strong C/C++ programming experience in Linux Experience with the algorithm and implementation of large data parsing, handling and processing Experience with IC placement and routing including LEF/DEF/GDS data is required Experience with SPICE simulation is a plus Excellent verbal and written communication skills M.S. or Ph.D. in Electrical Engineering, Computer Science or other related areas 6 r8 k3 c! Z1 v/ Y0 Z O( G& z% N9 G- ^0 v9 r& b7 V: B能者與意者請 email resume 與chip123聯絡。作者: ranica 時間: 2011-7-15 02:04 PM 標題: ARM eMPU System Senior Engineer 招聘公司:A famous IC company ' b+ a' X7 \- E/ N工作地点:Shanghai3 U4 j2 x% a) L3 o
8 |9 L0 F. U6 U8 [' S
岗位描述: * ?% [( U r- P: r: r+ P m' @2 cPurpose: The primary objective of this role is to specify, document and work on the ARM eMPU (embedded MicroProcessor Unit) products and various offerings in Shanghai Design Center (SDC). This position is also required to support early customers on the new ARM eMPU products. The ARM eMPU Systems Team is part of the ARM Applications Group, with the role to specify and document the ARM-based embedded microprocessors and related offerings that are destined to the customers. The ARM eMPU products may embody crypto functions, secured boot loader and/or other secure features, or may specifically be designed for secured applications such as point of sales (POS) terminals or smart meters and secured data concentrators for Smart Grid applications. The roles of the team also include product datasheet/application note composition, product development follow-up, key customer support, reference design integration, and marketing support for product promotions and product introductions. Key responsibilities/duties: 1. Work with the marketing team and the design team in the eMPU product feasibility stage and convert the marketing requirement documents (MRD) into product functional specifications. 2. Define the eMPU product related offerings (in form of tooling plans), including but not limited to benchmarks, application notes, evaluation kits, development platforms, reference designs, software packages and frameworks/stacks, development tools and programming tools, (real time) operating systems porting, etc. 3. Document the eMPU products and deliver the advanced datasheets, preliminary datasheets, and final datasheets. Document system level application notes. Document the errata when necessary. 4. Coordinate the New Product Introduction (NPI) projects of the eMPU products within the Applications Groups. 5. Support the early customers on the new eMPU products. Train the Support Group on the new eMPU products. 6. Define and work on system level projects around the eMPU products, including development platforms and reference designs, especially for the applications in the strategic market segments. 7. Communicate with the eMPU Systems Team in France for solving issues. Position reports to: Directly reports to the ARM eMPU Systems Manager in SDC. Titles of position that report to this position: None. Key relationships / interfaces: Internal - Product Marketing Team, IP nd Design Integration Teams, Support Team, Product Engineering Team and other teams within the Applications Group. External - Key partner and early customers. , ]5 X1 ?4 T0 O0 Z" U$ g. o& N8 G
% u9 f* |& m7 s: a4 q
职位要求:- H" P9 F6 `" e$ C! V0 t
Requirements (indicate must or preferr) Key skills & knowledge (technical): 1. Must have experience in developing the ARM-based embedded systems, including hardware and software. Related customer support experience is a plus. Experience in specifying the ARM-based eMPU SoC at system level is a big plus. 2. Must have experience in working with different functions at multi-levels. Experience in project management is a plus. 3. Must have the ability to communicate effectively with multi-levels of internal and external interfaces. 4. Preferred industry experience in semiconductors and/or embedded systems solution providers. Preferred multi-national company (MNC) working experience. 5. Knowledge and experience of cryptography (SHA, DES/AES, RSA/DSA, etc.) and secure products development is a plus. Language skills: o English, fluent conversation, reading and writing. o French, would be appreciated, but is not a must. Relevant experience: Minimum 5-year experience in embedded systems development. Qualifications: Bachelor above degree in Electronics Engineering or related; Master degree preferred. Natural talents (innate competencies/behaviors): High sense of accountability Sense of leadership Passion for people development Team and project management skills Ability to manage conflicts Detail-oriented and pursuit of excellence Reactivity, self initiative Customer-friendly 7 A) X; W, D& s- U) \ ( ?! b' L G/ {7 E( _% j n能者與意者請 email resume 與chip123聯絡。作者: ranica 時間: 2011-7-15 02:05 PM 標題: ARM Flash MCU System Senior Engineer 招聘公司:A famous IC company. O- p1 n" P6 g' s: Y& }
工作地点:Shanghai 4 X# d1 \ C& ~7 n0 ^" v; Z . {0 Z! k# F$ z0 E岗位描述: ; |: @- h5 x* S+ u2 IPurpose: The primary objective of this role is to specify, document and work on the ARM Flash MCU products and various offerings in Shanghai Design Center (SDC). This position is also required to support early customers on the new ARM Flash MCU products. The ARM Flash MCU Systems Team is part of the ARM Applications Group, with the role to specify and document the ARM-based flash microcontrollers and related offerings that are destined to the customers. The ARM Flash MCU products may embody crypto functions, secured boot loader and/or other secure features, or may specifically be designed for secured applications such as point of sales (POS) terminals or smart meters and secured data concentrators for Smart Grid applications. The roles of the team also include product datasheet/application note composition, product development follow-up, key customer support, reference design integration, and marketing support for product promotions and product introductions. Key responsibilities/duties: 1. Work with the marketing team and the design team in the Flash MCU product feasibility stage and convert the marketing requirement documents (MRD) into product functional specifications. 2. Define the Flash MCU product related offerings (in form of tooling plans), including but not limited to benchmarks, application notes, evaluation kits, development platforms, reference designs, software packages and frameworks/stacks, development tools and programming tools, (real time) operating systems porting, etc. 3. Document the Flash MCU products and deliver the advanced datasheets, preliminary datasheets, and final datasheets. Document system level application notes. Document the errata when necessary. 4. Coordinate the New Product Introduction (NPI) projects of the Flash MCU products within the Applications Groups. 5. Support the early customers on the new Flash MCU products. Train the Support Group on the new Flash MCU products. 6. Define and work on system level projects around the Flash MCU products, including development platforms and reference designs, especially for the applications in the strategic market segments. 7. Communicate with the Flash MCU Systems Team in France for solving issues. Position reports to: Directly reports to the ARM Flash MCU Systems Manager in SDC. Titles of position that report to this position: None. Key relationships / interfaces: Internal - Product Marketing Team, IP nd Design Integration Teams, Support Team, Product Engineering Team and other teams within the Applications Group. External - Key partner and early customers. 1 m" t3 J- }9 f, u$ |
8 N8 i: F; \2 b" O
职位要求:3 i* k+ \4 u' |$ Z4 ?$ C0 y. q8 W
Requirements (indicate must or preferr) Key skills & knowledge (technical): 1. Must have experience in developing the ARM-based embedded systems, including hardware and software. Related customer support experience is a plus. Experience in specifying the ARM-based Flash MCU SoC at system level is a big plus. 2. Must have experience in working with different functions at multi-levels. Experience in project management is a plus. 3. Must have the ability to communicate effectively with multi-levels of internal and external interfaces. 4. Preferred industry experience in semiconductors and/or embedded systems solution providers. Preferred multi-national company (MNC) working experience. 5. Knowledge and experience of cryptography (SHA, DES/AES, RSA/DSA, etc.) and secure products development is a plus. Language skills: o English, fluent conversation, reading and writing. o French, would be appreciated, but is not a must. Relevant experience: Minimum 5-year experience in embedded systems development. Qualifications: Bachelor above degree in Electronics Engineering or related; Master degree preferred. Natural talents (innate competencies/behaviors): High sense of accountability Sense of leadership Passion for people development Team and project management skills Ability to manage conflicts Detail-oriented and pursuit of excellence Reactivity, self initiative Customer-friendly ' Y3 D1 z' o5 g3 g) S
7 U$ F# t& [5 Q7 H# F+ ^能者與意者請 email resume 與chip123聯絡。作者: ranica 時間: 2011-7-15 02:08 PM 標題: ARM MCU Senior IC Design Engineer 招聘公司:A famous IC company ' ^% _# X; m2 _( Q2 Q工作地点:Shanghai 8 N% R! w2 ~1 ]( b" Z" x0 X7 S" k9 I0 T& g
岗位描述: ( L( L4 z& n" P3 V4 W1 v, ZPurpose: Working in ARM MCU design team under Shanghai Design Center (SDC), the primary objective of this role is to implement design integration for the 32-bit ARM-based MCU product line, as a senior team member. The role of ARM MCU design team is to perform the system-on-chip (SOC) design integration tasks for the 32-bit ARM-based MCU product line, collaborating with the main body of design teams in France. The role of the team may also include marketing feasibility study, application group support for design specification and datasheet, product engineering support for testing and characterization, IP design group coordination for customized cell development, and so on. Key responsibilities/duties: 1. Participate in the development of products. 2. Help the manager to manage the projects, follow up and report progresses, assist and coach others technically if necessary. 3. Participate in the communication with the IP and design teams in France for defining the tasks and objectives, reporting achievements and solving issues. 4. Participate in the collaboration with various internal teams for feasibility; product specification and datasheet; library development; product test, debug, and characterization, place & route. 5. Work with external licensers, IP providers and design service providers to efficiently complete the design projects, when necessary. Position reports to: Shanghai ARM MCU IC Design Manager Titles of position that report to this position: None Key relationships / interfaces: Internal - Design and Core/IP teams in Francemainly, but also other teams in France and Shanghai External - Core licenser (ARM), I providers, design service providers 6 `& Y5 l4 r2 J( G% r k ; ]1 h" B7 Y9 ^0 [% V/ Z职位要求:: ^7 Y [& t9 p( b( }9 z
Requirements (indicate must or preferr) Key skills & knowledge (technical): 1. Must have a strong experience in some phases (all phases preferred) of SOC development, including RTL coding, RTL simulation, synthesis, STA, formal proof, design for testability (DFT), design for manufacture (DFM), and post-layout simulation. 2. Must have a proven knowledge and experience in microcontroller architecture. Knowledge and experience in AHB/AXI, ARM microcontroller especially on Cortex cores is a plus. 3. Must be very familiar with Cadence and Synopsis design tools. 4. Must have a proven record in successful SOC design project as a key member. 5. Must have a strong passion and motivation to develop career in embedded SOC design track. 6. Must have the ability to communicate effectively with internal and external interfaces. 7. Must be self-starter with the ability to proactively propose technically competent solutions, shall like to be result-oriented and shall manage time efficiently. 8. Preferred multi-national company (MNC) working experience. Language skills: o English, fluent conversation, reading and writing o French, would be appreciated, but is not a must Relevant experience: Minimum 4-year experience in product (ASIC or Microcontroller) development. Qualifications: Bachelor degree in Microelectronics or related major; Master degree strongly preferred Natural talents (innate competencies/behaviors): High sense of accountability Rigor and method Reactivity, self initiative Detail-oriented and pursuit of excellence Work well in a team environment Good communication skills * M( F9 D# v) }; w) \. |& E6 q2 C* }
能者與意者請 email resume 與chip123聯絡。作者: ranica 時間: 2011-7-15 02:11 PM 標題: Senior Analog Design Engineer 招聘公司:A famous IC company i+ |2 y6 ` y3 v9 B5 \工作地点:Shanghai # ?. W; {. d4 p7 Y9 P 4 Z- e- R6 ~. w# l( k1 [岗位描述: 9 `) ]( p; k0 t8 n b' TJob description The candidate will be responsible for CMOS analog circuit schematic design, layout design, IC test and debug for analog design such as CMOS ADC/DAC, LDO, DC-DC converter or charge pump etc. Responsibilities -Design analog block circuit meeting the system requirements -Analog block circuit layout and post-simulation -IC test and debug -Documentation and report about the designed circuit blocks 2 g: v& q" t, `0 r$ _8 U( f8 N+ w; o- Q
职位要求: r: f! L# m; f: tQualifications -BS or above, Electrical Engineering -5 years or more industry experience is must -Tape-out experience is a must -Strong knowledge about CMOS analog circuit design -Knowledge about bulk CMOS process -Familiar with Cadence tools including Spectre, SpectreRF, Ultrasim, Virtuoso, and Calibre LVS/DRC/PEX, etc -Familiar with spectrum analyzer, oscilloscope etc -Familiar with Matlab, Simulink is preferred -Good English communication skills -Self-motivated emphasis on teamwork, schedule, plan and delivery b% ~" R k- }5 M$ }5 v6 V5 ?
0 K B' X8 x$ r) k3 N* Y
能者與意者請 email resume 與chip123聯絡。作者: ranica 時間: 2011-7-15 02:12 PM 標題: Wired System Architect 招聘公司:A famous IC company 4 N/ m! Z, R( @: d7 }6 o工作地点:Shanghai5 ` i1 ~' w& z' H( y1 ?2 f
: e! v# ?; t/ t* g! X( @岗位描述:$ ~: s' i9 g& H: ~- ?5 s+ ]: e
Role This person will be the lead “define market and/or application” system architect within xx and will drive our product definition and application platform strategy to ensure successful penetration of the market. Specific Duties: – Support development of the strategic plan for the business: • Application platform strategy & roadmap • Ecosystem partner strategy & roadmap – Drive the creation and execution of high value products: • Create long-term architectural level relationships with the technical experts who design and influence the evolution of the target application at both customers and customer’s customer. • Drive product definition sessions with key architects at target customers. Ensure application/market requirements drive product technical specifications. • Drive feasibility assessments and recommend/review/approve product definitions with PM, TME, and other relevant groups, as applicable. • Technical lead w/ identified ecosystem partners for the business. – Drive unique and compelling value into the application roadmaps and product definitions for silicon and IP (both horizontal and market specific). – Support the execution of Business Development strategies for the target application/market: • Contribute to Sales account penetration plans. • Define prioritized Design Win targets. • Provide systems architecture and solutions support for sales efforts. • Lead technical response (architectural proposal) to RFQs and RFPs. • Support system-level design-in applications collateral - articles, demos, technical keynotes, panel presentations, and trade show support. – Deliver platform-driven design wins at target customers. – Demonstrated technical output: • Patents and trade secrets (as appropriate) • Participation in industry conferences, workshops, panels, standards committees, etc. • Journal articles (include Xcell Journal), applications notes, and white papers • Articles in industry publications • Mentoring of other employees • FPGA based Architecture White Papers `1 `: r- n a' G! @/ R- V( n9 [. X9 ]
职位要求: ! H7 {5 T( Q0 _5 c& L/ ?; g sRequirements • BSEE or MSEE equivalent • >7 years experience in Systems Engineering or Hardware Architecture of Telecommunications or Data Communications Systems • Knowledge of OTN and PON standards, applications, and hardware architecture • Knowledge of Carrier Ethernet and Data Center standards, applications, and hardware architecture • Able to cover topics from network level architecture down to RTL level inside an FPGA • FPGA architecture and implementation experience • Excellent oral communication skills • Bi-lingual Mandarin/English Speaking • Self-starter, comfortable working and able to provide results in an unstructured environment and reporting in to a remote manager • Customer interface experience is a plus $ L- E! `8 ?6 M
O$ z$ X$ V7 P. P能者與意者請 email resume 與chip123聯絡。作者: ranica 時間: 2011-7-15 02:13 PM 標題: System DSP Engineering 招聘公司:A famous IC company 5 I" D0 q5 b$ q1 G. X) `9 `7 E工作地点:Shanghai/Wuxi ; j! @0 Z' F+ M4 u ?! u, P5 u8 q- B! K( l) U岗位描述: 0 n. J! F5 l' a! g3 RIn the position of DSP/System Engineer, the candidate will 1. Work on implementing new algorithms and techniques for wireless communication systems. 2. Work closely with the senior system engineers in implementation, optimization and design of complex algorithms and integration of the system. 3. Must be able to conduct C/Assembly coding of DSP functions, system design, performance optimization and architectural trade-off for hardware and software implementation.7 R3 R) a$ z7 x' _6 g
- N4 z4 O- b4 p) ]
职位要求: 4 E o/ }( Q0 d- QIdeal candidate for this position will have 1. In-depth knowledge of wireless communication systems with specific knowledge of DSP and C programming. 2. Must have strong competency in communication and signal processing algorithms and understand DSP architecture. Requires MSEE or PhD with 3+ years of experience. : Q( o' {: I/ D- K1 X# C / `$ j" H V' J9 o
能者與意者請 email resume 與chip123聯絡。作者: ranica 時間: 2011-7-15 02:15 PM 標題: System Engineering 招聘公司:A famous IC company; n! u. L/ O+ l% M" r
工作地点:Shanghai/Wuxi 1 p5 v4 j% l" J/ {/ A# U4 t: F# n. V7 r N
岗位描述:4 _6 k3 g' N/ V' S- Y0 X2 O
In the position of System Engineer will work on 1. Developing new algorithm and techniques for wireless communication systems. 2. Work closely with the senior system engineers in design and simulation of complex algorithms and integration of the system. 3. Specific tasks will include design of sphere decoder algorithm, its simulation and optimization and working closely with ASIC and FPGA team in hardware implementation and verification. / H/ G9 _2 c2 Z) W4 a% Q+ ?# g" a8 M! M$ P' ]; d1 {) q
职位要求:, g" A8 i' C7 G3 A! ?! f6 f
Ideal candidate for this position will have: 1. Good knowledge of wireless communication systems with in-depth understanding and direct experience in MIMO signal detection and sphere decoding. 2. Experience in maximum likelihood decoding and detection and their efficient implementation. 3. Must have strong competency in simulating complex communication and signal processing algorithms in MATLAB and C. 4. Knowledge of ASIC/FPGA design, fixed point operation and lab equipment a plus. 5. MSEE with course work in communication and signal processing required with 2-3 years work and/or research experience. 0 R% P3 n2 L/ V& B: k" |% K; ?: {4 O" N
能者與意者請 email resume 與chip123聯絡。作者: ranica 時間: 2011-7-28 11:42 AM
招聘公司:A famous IC company0 @, E1 F5 c1 E
招聘岗位:IC Architecture Design Engineer! l0 I8 N! x/ W# V! U. F- h0 n3 k5 H
工作地点:shanghai) O3 n# u7 ^% F& C
4 ?# |: k. K8 D5 ^# x7 C
岗位描述:JOB SUMMARY 工作概述 * ^: C0 q% M: _8 `Responsible for architecture defining and C-modeling on 3D graphics blocks for the next generation of STB/IPTV/HiDTV products;/ ]% D7 |+ O2 a. L0 m, O U/ f
5 z `1 o6 f) KESSENTIAL DUTIES & RESPONSIBILITIES 主要工作内容和职责 : B) r) x- r2 a
Do 3D architecture design, C-modeling, test plan and hardware verification of the assigned graphics blocks; 4 K1 @5 ~: T) z `9 t$ _% y6 } 7 ]' a, f" h% B4 K2 Q# |职位要求:& o/ ? b( I7 ~: h& p( j% C C: d8 L
JOB QUALIFICATIONS 岗位要求 % n; o \* ?7 S0 h3 o, d) V. t
1. Education / 教育背景: % _6 g2 h7 l) e& c0 I4 {* h. u' bMaster degree or above. 硕士或以上学历 $ s% q9 G6 R o. v' n0 B! w/ f O0 hmajor in CS, EE, or related; 5 I* r; G O, r& j$ F C( O9 q 2. Experience/工作经验: O) I' K2 X8 L2 M* s
Have working experience on hardware c-modeling, 3D graphics driver, and/or 3D graphics application; 0 @' G1 C5 y6 f+ Y$ ?3. Knowledge of/Skills and Abilities / 知识掌握/技术及能力: ' Q5 u: M% \+ |; rBe familiar with hardware c-modeling and have 2 years hands-on experience on c-modeling of the 3D graphics engine; 1 @: [' D A9 a$ F0 L9 o
Have good skill in C/C++ coding; 1 B. a/ E$ p6 @( n9 z6 t. l7 jHave strong hardware knowledge of computer graphics, OpenGL, and/or other 3D standards; 2 J; g& U0 l/ q4 m; T3 F+ H$ Z
Knowledge of computer architecture and logic design is required; 8 j1 y/ ~/ B( z$ J6 p8 L9 L/ rKnow-how on Verilog or other HDL language is preferred. + \% d: e* G( Q5 d5 O% H q
4. Others/其它: # }3 ~( o, g* ~: B- x3 D% \ ^8 Q % l# N1 J7 y4 oEQUIPMENT USED 需要使用工具 7 U9 ~# y2 t) P/ g" Q
1. Be familiar with UNIX OS or Linux OS; 5 ~ Q L1 A* ~8 v# o: S2. Good skill in script languages, such as perl, tcl, python etc作者: ranica 時間: 2011-7-28 11:45 AM
招聘公司:A famous IC company 2 a5 U( M Y) @' T M t3 f招聘岗位:Analog Design Engineers $ R6 e3 O5 Q, K( P9 Q工作地点:shanghai8 u) \% K3 p& D, y7 q' N% v; ]
3 X- D6 F+ m1 e5 {
岗位描述:1 Z6 H3 L! i Y0 b- F! X4 B, j
Research, definition, design, simulation, layout supervision, characterization and release to production of high-performance state of the art BICMOS, video integrated circuits. The integrated circuits will typically include the following blocks:2 }* `% ]$ }# R: [5 {6 F9 u
" y, X, a* i* p9 I$ L6 _7 eVideo Amplifiers 2 ?6 u& Q/ i E9 nDC-to-DC converters, LDOs, PORs " R) t( p0 Z. E8 U2 u) f. v
Interface Circuits –SPI, I2C, LVDS, … 8 ^8 |. v: c- KBandgaps and references 4 O; T7 b( \) o( b' J/ U
Voltage monitors 4 ~. D( X E8 R6 J' y7 Q
Analog-to-digital and digital-to-analog converters! b8 u2 ^& E0 L6 @2 G
& I% ?& C8 Z3 p- O( }# k$ R, \职位要求:Job requirements - - k6 s4 m4 J* i# Q9 t+ E. d$ B5 C* W4 W
MSEE degree, with at least 1+ years of design experience. & M3 G0 T; g N& S. F9 W$ d
Hands-on design experience with BiCMOS/CMOS mixed-voltage custom circuit designs ( I7 D6 ?7 @1 C2 }% X! N5 V7 TMust possess strong intuitive and analytical understanding of transistor-level design and simulation + u( Z' u1 G4 g) y7 dMust understand placement and layout issues with respect to mixed-signal IC’s 8 _8 i# |& e+ Q6 B/ Q: A! |Must be familiar with Cadence mixed signal design flow. 7 J1 v7 M" C0 b9 P5 o- h
Good English communication skill作者: ranica 時間: 2011-7-28 01:50 PM
招聘公司:A famous IC company 2 }5 s4 S- q! R P" [招聘岗位:China Audio Design Engineer 0 k$ J5 O: U: Y. ~$ N8 }工作地点:shanghai( _& W3 m/ k6 L
( J k6 k: d; M; ]/ E6 Z岗位描述:' ^) B8 T5 R) J& q
The Audio design group in Shanghai, China is aggressively seeking analog / mixed-signal integrated circuit designers with extensive experience in these product areas:6 H3 J6 D( ]+ q( U: {! g# m8 x$ z
Ø Class D Amplifiers1 c4 o. I* P) H
Ø Class AB Power Amplifiers (20mW to 5W) ) h5 r6 w" _ IØ Low-Noise, Low-Distortion, Micro-Power Amplifiers7 s0 T; E. W# k
6 J$ N( n$ q- ~5 @0 Q; u) X e# f
You will be joining fast-growing business unit that is selling audio ICs to the top consumer electronics companies in the world. . z: q" M( U. O/ J' T; Z! hWorking side-by-side with the highest-caliber analog / mixed-signal and digital circuit designers, you will have the opportunity to see your creative skill result in commercially successful products.作者: ranica 時間: 2011-7-28 01:50 PM
We believe that our engineers hold the key to XX's future. We recognize and reward their achievements generously by offering a competitive compensation package that includes salary, bonus, and stock. 4 e/ `+ p4 o* q4 ^# j- L/ x( T: @& I- p3 S. J+ \' \ S
The successful candidate will have extensive background in two or more of the following areas:# _: z( r0 M+ m% w) |1 T- e$ [
Architecture and Verification of large mixed-signal systems & v5 q1 `1 }7 b, O# GSigma-Delta A/D or D/A design 0 N: W. S/ m7 ~3 R2 q' i
High-Performance (low noise, low distortion, low voltage, low power) Audio Amplifiers 9 _6 l' q! v! V4 f, u6 G: C/ Q2 C
Power Audio Output Amplifiers (Class AB / Class D / Class G) 8 H& y( M ^& ^* d
Bipolar and CMOS analog design experience7 m5 P2 n4 K5 E( }' U0 A: i% ]
& y$ F$ G. _7 X职位要求:Positions Immediately Available:& t; J' m5 G O E8 B
New College Graduates3 x% g* ?& c) L3 N- b
MSEE required. No industry experience necessary. q, @( \, p0 _0 ^4 g) m' t% K+ Q
Analog and Mixed-Signal Design Engineers n4 {2 V. ~ y; |" i
BSEE + 3 years of relevant industry experience or a MSEE required.+ I# u' v$ V2 Y2 o* ~- O$ `$ ^
Senior Analog and Mixed-Signal Design Engineers T' S1 H D8 {/ i v0 y) Q. i- d# `MSEE/Ph.D. + 7 years of relevant industry experience作者: ranica 時間: 2011-7-28 01:52 PM
招聘公司:A famous IC company5 O3 V R2 l) a7 X# O
招聘岗位:Staff/Senior / Design Engineer ( Memory) & e" G, O2 G* @, l$ k$ X工作地点:Shanghai1 h3 i" G3 x* ~. ?8 T
# S3 d. |4 K3 \9 I7 a1 |
岗位描述:Job Description and Responsibilities: . b& f/ V( t9 L5 x-Responsible for analog and logic block design in the memory products. ; x2 z2 Q# m7 }% g5 `
-Responsible for the developments of non-volatile memory products and flash macros. * O$ [# B$ t) Y* X! O7 x * h7 a: H" K/ H) E职位要求: ( [ k M8 y. P8 `+ }; p3 Y" P& PKey Competency Requirements:$ M" r5 P) n' S5 K7 F" i! p5 g
-Technical knowledge in IC design methodology. % |; W# B$ |7 h0 y6 }-Knowledge of non-volatile memory, analog design, noise analysis, low power/leakage, high-speed memory design a definite advantage. 9 C& K* Z0 ?' V$ m3 v! l. J. l-Tools used may include HSPICE/HSIM, Cadence Design Entry, IC layout tools, or other equivalent tools. V1 u% Q# W" b k% t 1 l0 V! J# W9 |2 n6 h, y- IEducation and Experience Required:6 d2 E5 @' k0 o( z+ N
-Education Required: MS. EE or Ph.D. EE required; ! D/ d; F3 J1 V4 n& o/ G& O9 q-Experience Required: 3+ years memory or analog design experience; % T1 y2 S7 ]9 e-Advantageous with experiences or exposures to the following: as project or team leader, test, package/assembly design and digital/layout design.作者: ranica 時間: 2011-7-28 02:13 PM
招聘公司:A famous IC company) N5 s8 R: `3 h, a0 b6 F
招聘岗位:ADC/DAC Designer * Q2 ]% |9 J' B3 K% x工作地点:Beijing ) k1 \$ t' c. K6 G/ k) W/ g/ V' T+ u6 t
职位要求: / ?% k$ q1 j9 @* K: f. u- a7 b% oa) 具有成功的AD/DA设计经验,有成功的Pipeline AD,SARAD实际产品开发经历者优先考虑; * E9 q: I. z/ A" |& Nb) 对AD/DA的各种结构,设计方法和校准算法了解深刻, ; h# i9 g6 J" x; x4 Y4 [7 g8 tc) 熟悉CMOS工艺,有180nm及以下CMOS工艺开发经验; 8 V+ Z& _* V! u0 Z/ U/ }: vd) 可独立承担开发任务,有GSM, WCDMA, LTE,TV Tuner,WiFi,WiMax,MIMO等系统的背景知识; " b: l2 S9 I' P
e) 博士毕业,硕士毕业两年以上工作经历或优秀的硕士毕业生; 4 ]8 x+ `1 v. L) g4 x% i
f) 良好的沟通能力和团队协作精神;作者: ranica 時間: 2011-7-28 02:13 PM
招聘公司:A famous IC company & H% L; k8 E, n( u* I) b3 U, c2 [; C招聘岗位:PA Designer 2 f! Z0 L) s4 ?' U Z1 e9 E工作地点:Beijing0 ]/ `, C% N3 L8 Y) ?! Y
. J# K. K1 z' E5 T职位要求:+ v( B- R: Z" x u0 x, s9 c* n
a) 具有成功的PA设计经验,有两款以上实际产品开发经历者优先考虑; " k' c6 _& d4 m+ g8 c! U# R9 ~b) 熟悉CMOS/SiGe/GaAs等工艺 # {1 S+ a j! j! r% N# a7 f! nc) 熟悉PA的各种结构和设计方法, 有Class A/Class AB PA 开发经验,了解PA预失真数字/模拟校准方法 8 n8 i* M; v$ B% c' q t! ]: [0 zd) 能独立开发产品,了解GSM, WCDMA, LTE,TV Tuner,WiFi,WiMax,MIMO等系统和相关系统的PA设计; * w) c8 H) l) {
e) 博士毕业,硕士毕业两年以上工作经历或优秀的硕士毕业生;5 _/ N3 e! z4 u* t, w
f) 良好的沟通能力和团队协作精神;作者: ranica 時間: 2011-7-28 02:14 PM
招聘公司:A famous IC company * s2 h: T: |% _9 e. x& G招聘岗位:PLL Designer- T% |6 [& k! J, S7 H
工作地点:Beijing 5 D* f6 a3 W# R1 C) A) E% a+ p& p P6 g. m) R& L- q# e
职位要求:- G( j6 E9 t+ A a) H; V
a) 具有成功的PA设计经验,有两款以上实际产品开发经历者优先考虑; ! `# G' S7 h/ W) Y
b) 熟悉CMOS/SiGe/GaAs等工艺 , f4 b) `! j5 j: D' W
c) 熟悉PA的各种结构和设计方法, 有Class A/Class AB PA 开发经验,了解PA预失真数字/模拟校准方法 ) O' X" E$ b- n3 _$ [7 C
d) 能独立开发产品,了解GSM, WCDMA, LTE,TV Tuner,WiFi,WiMax,MIMO等系统和相关系统的PA设计; . e3 H l% T, ~6 Ge) 博士毕业,硕士毕业两年以上工作经历或优秀的硕士毕业生; 0 w- O' u' K9 I1 f* N( Qf) 良好的沟通能力和团队协作精神;作者: ranica 時間: 2011-7-28 02:14 PM
招聘公司:A famous IC company # r0 x$ l' k& F. V招聘岗位:RFIC Designer 0 _ ^/ w5 V( B4 V) D6 f+ {工作地点:Beijing * w0 N7 z* h, A9 V8 }% k9 {* g I1 O, |1 t! F# v/ ?9 q) Z/ r g
职位要求:% g, |+ g4 C% b h9 Y2 u
a) 具有成功的PA设计经验,有两款以上实际产品开发经历者优先考虑; 6 C c `* B6 x8 \8 e0 db) 熟悉CMOS/SiGe/GaAs等工艺 0 E; @1 |0 N& S! ^' |- ]c) 熟悉PA的各种结构和设计方法, 有Class A/Class AB PA 开发经验,了解PA预失真数字/模拟校准方法 . O9 y& Q- {4 }# Id) 能独立开发产品,了解GSM, WCDMA, LTE,TV Tuner,WiFi,WiMax,MIMO等系统和相关系统的PA设计; * ~8 o5 a7 O4 ^e) 博士毕业,硕士毕业两年以上工作经历或优秀的硕士毕业生;8 H+ _ @* x: W3 D9 B6 S6 k# j8 F
f) 良好的沟通能力和团队协作精神;作者: ranica 時間: 2011-7-28 02:15 PM
招聘公司:A famous IC company$ u4 ~- ?- W8 T+ M4 N5 E/ z
招聘岗位:power ic , n$ r6 ~0 C- z' b5 R工作地点:Shanghai . p2 Z$ k% a: o/ s7 ]. W5 Y+ M H4 I V j; J
岗位描述:: o2 {$ W4 d) c, Q8 y$ }# t1 B# q3 e
1.0 工作内容 1.1 根据本部门制定的研发计划实施产品开发、研发工作,制定开发计划; 1.2 执行方案,并进行产品鉴定,生产转化,技术规范制定工作; 1.3 积极关注行业发展动态,积累研发素材; 1.4 总结产品研发经验,持续改进产品性能; 1.5 主持产品技术转化和制造技术交底工作; 1.6 为产品工程部、市场部提供技术支持; 1.7 根据公司其他部门的要求进行设计修改和设计改进。 1.8 提交报告: 1.8.1 周:每周工作总结及下周工作计划,新产品开发计划进度报表; 1.8.2 月:每月工作总结及下月工作计划; 1.8.3 季:季度工作总结及下季度工作计划; 1.8.4 年:年度工作总结及下年度工作计划; 1 m! h$ t' \& b- h - U) U7 ^$ [) A/ x职位要求: . X3 \; K$ q# `/ e, D" ?: _2.0 任职资格 2.1 教育背景 电子及相关专业本科以上学历。 2.2 培训经历 受过研发管理,项目管理等方面的培训。 2.3 经验 5年以上产品研发经验,具有独立承担并完成研发项目经验者优先。 2.4 技能技巧 a. 对半导体产业及制程有较深刻的了解; b. 有扎实的理论基础和技术工作经验,能独立解决产品使用相关问题; c. 掌握研发使用的计算机软件; d. 较强的英语阅读能力。作者: ranica 時間: 2011-8-3 02:47 PM
招聘公司:a top 15 semiconductor company# l8 a9 s A: n* k& [
招聘岗位:Analog Design Engineer % o6 c' K9 k+ r0 o# W工作地点:Shanghai+ ]" S U/ _3 f. |' q# @# [9 K
" j3 d; d0 B/ f7 \
岗位描述: % ^, c* |/ h) Y& u1 |' v. U# QResponsibility: The primary role of this position is to design the highly complex analog and mixed-signal circuits. The responsibilities include but not to be limited to: - Analog and mixed circuit definition, developing and evaluation. - Design and development of the high performance analog circuits. - Providing the technical guidance to layout, application and evaluation engineers. - Engagement with key customers, application engineering and marketing is required to understand the key specifications and functions the designs must meet. H+ v. y+ ~5 R. e6 g: L8 [& x B# o
职位要求:2 g$ u4 G* b* l% q) s) h- c
Requirement: - MSEE/PHD in Microelectronics/Electrical Engineering/Communication Engineering - Circuit design experience in mixed-signal, PLL, AMP, A/D, D/A converter designs. - Proven track record of innovative initiatives in previous designs - Self motivating, good team player and good communication skill - Good English speaking and writing skill. - Flexibility to have oversea and/or domestic travels.作者: ranica 時間: 2011-8-5 01:42 PM
招聘公司:A famous IC company ! T- L% B" R3 R" H招聘岗位:Platform Concept Engineer8 ]' u5 _ ^3 O' t+ @& e
工作地点:Xi'an # @. _ x2 y- J/ | ; Z6 Y9 U5 {- r% g岗位描述: " }+ l2 k5 Q- h1 B* K# [Description '� Responsible for quality and completeness of customer and system requirements for mobile phone platforms and components. About 2 projects in parallel with 1000 - 2000 requirements each depending on project scope. � Participation in continuous improvement activities for requirements management and engineering. � Product Requirements Management * Overall responsibility for Requirements Repository and documents * Gathering and elicitation of requirements/ needs from stakeholders * Requirements interface between the development team and internal and external customers/ stakeholders * Supports mapping of requirements to components * Monitors and tracks: quality of requirements and traceability * Drives requirement reviews * Requirements change handling/ participation in CCBs * Answers request for information together with sales, marketing and technical experts. � Participation in continuous improvement activities * Alignment across chip and platforms projects in regular meetings * Provide customer requirements for reuse * Participate in continuous process and methodology improvement (TEC RE) � Be internal and external interfaces operate on an international basis. * Internal: Business Line Marketing and System / Concept Engineering, Verification Management, Project and Program Management, Quality Management. * External: IFX customers. / @* P) l9 j/ H6 E, U ' n0 f; ~1 Y8 Z6 y9 Z$ w职位要求: . S: w, |' g+ x, VQualifications '� Ph.D or Master Degree on Electronics Engineering/Communication/ Microelectronics or relevant � Fluent in English � Rational Requisite Pro � MS Office (desirable including VBA) � Adobe Framemaker (desirable) � Social and communicative skills � Self-organization � Professional experience in System Engineering or related disciplines � Good expertise in Requirements Management'作者: ranica 時間: 2011-8-10 05:26 PM
招聘公司:a top 15 semiconductor company ; @3 C/ N( \. K& N" |招聘岗位:Application Engineer – Clock 4 P' q5 l' `! Y, V& [5 Y, Y: C工作地点:Shanghai+ v0 C; [0 H4 d7 R# V/ t) Z( C
, b9 d; ?( l: V, C: C8 G# t岗位描述:: n) S1 g" B' {$ a X7 ~
Role & Responsibilities: · Support CSS (Clock and Signal Synthesis) key customers in device evaluation, system structure recommendation, schematics design and layout, problem diagnosis and trouble shooting, performance testing and benchmarking · Develop and customize reference/sub-system designs to demonstrate both component and signal chain level features, performance and advantages, including localized evaluation boards, sub-system boards and customer system boards · Facilitate new product definition and development by actively working with local and product line team members to gather requirements, generate technical spec and benchmark performance · Providing technical assistance and trainings to field application and sales teams · Setup and operate both internal and external labs in the region) q5 C1 `/ n" G/ J
. q. ~+ h3 k0 s0 D3 E职位要求: 8 l9 l6 ]0 e7 S/ k6 {Basic Qualifications (Technology, products….etc) · MSEE/PHD, 5+ years of Clock and Signal Synthesis related experience o PLL, linear system theory and practice o Circuit simulation, test and performance measurement o Schematic design and layout experience o Skilled on lab equipments · Solid knowledge in wired/wireless communications systems is preferred · Good written and verbal communications skills in both English and Mandarin · Time management skills, multi-tasking ability and team player · Willing to travel frequently in China and aboard作者: ranica 時間: 2011-8-10 05:27 PM
招聘公司:a top 15 semiconductor company; A6 M$ ?" Z% Y9 ~; d! N9 O
招聘岗位:Applications Engineer – MicroConverters (ADuC) ; I `* }& b4 w7 ~4 w7 P6 b工作地点:Beijing3 W$ v: |( e- R4 W2 T
- T& l1 K6 V7 F% D9 l/ _7 W5 |岗位描述:; Z, W8 c0 |$ u! i2 V' |
Roles & Responsibilities ² Develop User’s Guides, Data Sheets, Application Notes, and other technical documentations for customers ² Develop reference designs for key applications with the ADuC products ² Provide technical training to FAEs ² Support ADuC key customers ² Provide input into ADuC product roadmap and lead in detailed product definitions 6 L% H* j6 F' Y& f5 v3 h 4 w2 u. e7 y* q' m3 m" C职位要求: ; y& B, z' w; A0 o: K% SRequirements ² MS in EE/CS with 0~3 year experience, or PHD in EE/CS ² Experience in ARM/Cortex firmware ² Be able to attend deep technical training abroad for extended period of time and desire on learning to become an ADuC expert applications resource in China ² 20% of time international and domestic travels ² Experience in analog and mixed-signal board level design and troubleshooting is a plus ² Good spoken and written English ² Self motivation, desire on learning and good communication skills作者: ranica 時間: 2011-8-10 05:28 PM
招聘公司:a top 15 semiconductor company5 b7 _' |) \6 _" a) ^
招聘岗位:Application Engineer – Hardware Tranceiver' m7 k, o: |$ ~) l. _& m' `
工作地点:Shanghai% F) e( ~% L; h l$ k: e
9 @* T0 N& P$ m8 h
岗位描述: 9 ~1 M' \! g, G% g9 @ BRole & Responsibilities: · Support transceiver key customers in device evaluation, system structure recommendation, schematics design and layout, problem diagnosis and trouble shooting, performance testing and benchmarking · Develop and customize reference/sub-system designs to demonstrate both component and signal chain level features, performance and advantages, including localized evaluation boards, sub-system boards and customer system boards · Facilitate new product definition and development by actively working with local and product line team members to gather requirements, generate technical spec and benchmark performance · Providing technical assistance and trainings to field application and sales teams · Setup and operate both internal and external labs in the region ' ]& N0 h' i! Y ) E0 ?/ \! ?: n3 Y职位要求:& X2 O8 ]* L4 w3 C+ `
Basic Qualifications (Technology, products….etc) · MSEE/PHD, 3+ years of communication analog front-end design related experience o Signal chain level understanding to RF, ADC/DAC, Digital Filtering o Circuit simulation, test and performance measurement o Schematic design and layout experience o Skilled on lab equipments · Solid knowledge in wired/wireless communications systems is preferred · Good written and verbal communications skills in both English and Mandarin · Time management skills, multi-tasking ability and team player · Willing to travel frequently in China and aboard作者: ranica 時間: 2011-8-11 03:40 PM
招聘公司:A famous IC company & ^! X" ` h: s) C) Y招聘岗位:Software Developer – Circuit Simulation- C* q0 Y. i$ I5 i5 Z- `
工作地点:Shanghai 3 F6 h a+ k) Z: u ~1 N4 l+ k. P( R4 [+ ~8 g7 ~7 u
岗位描述:: A/ ?2 F" q& B" m3 {
Job Description Develop and maintain the circuit simulation engine for IC-Package-PCB co-analysis . t: e, L; J3 e5 x: S 5 U/ E2 {2 a) d职位要求: ?6 Y$ \ l* H; q1 t# q9 r
Qualifications At least 1+ years experience in software design and development Deep understanding of numerical integration, Newton-Raphson iteration and related knowledge Strong knowledge of C/C++ programming skills Good communication (written and verbal) skills in English MS or PhD in Applied Mathematics, Micro Electronics or related fields作者: ranica 時間: 2011-8-11 03:42 PM
招聘公司:A famous IC company" J$ y% x+ z) a0 v0 E9 ` s4 Y
招聘岗位:Software Developer – Signal and Power Integrity Simulation 9 S$ a$ C$ Z! Q6 L# Q工作地点:Shanghai ) M* F b" P9 K b0 Z. I6 ]5 F6 R: C+ Q: b6 [
岗位描述:, G. G: E7 q7 W- ^! I& x% R- c
Job Description Develop and maintain the simulation engine for IC-package-PCB power and signal integrity solution 3 E7 {( w9 `3 m. T+ [' X1 B' d0 {6 S T# V$ }/ g+ H
职位要求:6 o2 w4 N8 U! z6 S6 ]% h; a7 a* ^
Qualifications Strong C/C++ programming experience in Linux Experience with the algorithm and implementation of large data parsing, handling and processing Experience with IC placement and routing including LEF/DEF/GDS data is required Experience with RLC, transmission line circuit or S-parameter simulations is preferred Excellent verbal and written communication skills M.S. or Ph.D. in Electrical Engineering, Computer Science or other related areas作者: ranica 時間: 2011-8-30 02:12 PM
招聘公司:A famous IC company - F1 Z# k+ s& M8 K, b( w9 x招聘岗位:DFT team manager (MCE ASIC) + S$ b% L$ Y* g2 t) r' h工作地点:Shanghai$ B; n/ _* q9 W+ _
2 G/ N: |6 N4 j/ N4 Y9 _- `8 o0 \岗位描述: 3 j0 O* V' @2 o9 DQualifications: 1. BS (MS preferred) in microelectronics, electrical engineering or equivalent with 5+ years of DFT design experience, preferably with large SoC chips. 2. Handy experience on scan, mbist, boundary scan, ATPG and analog DFT, with Mentor/Synopsys/Syntest tools and RTL/gate simulation. 3. Good communication skill in a multi-national multi-team working environment. Experience with ATE tester and Production Engineer is a strong plus. 4. RTL design and STA experience is a strong plus. 5. Fluent in both written and spoken English5 G2 t$ G9 r3 W- F1 q( _4 m
4 ^( r" y/ ]5 A8 |3 x$ @/ a( w职位要求: * t6 R1 F' m0 s# A, `' R ~9 O1 hDescription: DFT team manager Focus on leading the DFT team for DFT design & debugging of leading-edge large SoC, and work with Production Engineering team on large volume production.作者: ranica 時間: 2011-9-22 03:19 PM
招聘公司:A famous European IC company , q+ i+ Y1 Q. d* i. r6 h3 g招聘岗位:Product Application Engineer " v5 O+ @* S8 Q" Z- I: C4 ?工作地点:Shanghai 9 p6 G) A0 w4 P; ?& K. W8 f* a * W& f7 g t& w# @岗位描述: 7 {9 r6 S" j" d4 `, C1.Product application tasks for BST sensor products 2.Support BST FAE/SLS organization in product specific questions 3.Specific,develop,test and release hardware and software tools for BST products 4.Board level debugging 5.Bring-up of software blocks such as device driver or algorithms on target hardware- R8 ]% _; J( ^3 q* z
0 o) o+ M0 z6 @# u/ t1 _+ F
职位要求: 0 L2 m- D) M H' {Requirements 1.Engineering Degree(BSc. or Master) Electronics communication or equivalent experience,desired 2+ year experience 2.Strong experience in hardware electronic design and board level tasks 3.Strong experience in debugging consumer communication buses such as I2P,SPI 4.Software prototyping and debugging (embedded software) 5.Appreciation of the semiconductor technology and industry in consumer application (mobile phone ,PCs,navigation systems)作者: ranica 時間: 2011-10-12 10:40 AM
招聘公司:A Fabless IC design Company3 [; V4 j' D+ L/ x% P7 n! k$ k$ h
招聘岗位:Senior Analog Design Engineer ; ?+ N% a) A( a7 a工作地点:Suzhou 5 v$ Q" |: C9 B$ P, b$ {: Q* z% q$ u) v/ ]+ ~4 e8 Y7 [
岗位描述: # m& `8 u' Z- N6 W" j* b职位描述: 1、负责模拟IC与混合信号IC(ADC/DAC)的设计工作,负责模块和整体芯片的仿真和验证。 2、设计版图布局,并协助版图工程师进行版图设计,确保版图达到电路设计的要求 3、拟定实验室评估计划,并使用实验室测试设备对工程样片进行测试评估,分析不良原因。 4、协助测试工程师进行中测和成测规范的定义和程序开发,验证。 5、撰写设计报告、产品手册等相关技术文档。 0 K* W* c1 u# L P% A+ i- H- O' a
职位要求:" }1 N* d2 a8 p. M8 Q
任职要求: 1、微电子、电子工程、通信等电子类相关专业,博士或硕士三年以上模拟/混合IC设计工作经验。 2、能独立设计开发IC产品并至少独立设计过一款已批量生产的产品。熟悉模拟/混合信号芯片设计流程及工具,包括Cadence、Synopsys、Mentor等。 3、具备扎实的模拟电路设计理论基础,具有良好的学习、分析和创新能力,在电子电路方面有良好的悟性。 4、良好的英文读、写能力。 5、具有良好的人际沟通能力、主动性及团队合作精神。 6、具有A/D、D/A设计经验者优先。作者: ranica 時間: 2011-10-12 10:41 AM
招聘公司:A Fabless IC design Company3 V4 y0 X! ?0 S+ g* _
招聘岗位:RF IC Design Engineer : U0 |! z( ^' x! T' r B& }工作地点:Suzhou+ s0 m8 D; I. X1 A @
' d/ I# ^. j" |& k" s岗位描述:) @2 [9 C' w: t/ t2 T9 k
职位描述: 1、参与设计基于CMOS工艺的无线接收、发射系统,实现一个或多个射频模块如LNA, Mixer, VGA, PA等。 2、进行后端版图开发,参数提取并后仿验证。 3、使用实验室测试设备对工程样片进行特性评价、系统调试。 4 u' L/ O+ h6 A( H
, S3 j5 B, C# w4 I4 F- H) l' ?' y1 _
职位要求: * V K; t' E. E m q* x任职要求: 1、微电子、电子工程、通信等电子类相关专业,硕士或本科三年以上RF设计工作经验。 2、深入理解射频通信电路各种模块工作原理及性能指标,熟练掌握高频电子电路设计,如LNA、 Mixer、VGA、VCO、PLL中的一种电路等。 3、熟悉RF设计中的仿真、版图设计必需的EDA工具如ADS,Cadence。 4、良好的英文读、写能力。 5、具有良好人际沟通能力、主动性及团队合作精神。作者: ranica 時間: 2011-10-21 09:34 AM
招聘公司:A IC design company* z( h T, @3 t- A3 X4 W
招聘岗位:Operations manager& [- l4 Z/ x" U. R; V
工作地点:Shanghai 0 G1 ^" ^! |+ }; s/ j$ Q 4 h2 P# g# c. z& ]7 q岗位描述:) X$ y+ I0 j- e8 J6 J' N3 H) s
全面负责所有后端生产的环节,包括将IC从样品到量产的全过程。运营经理将致力于制定从试生产流片到大规模生产包括测试的全面生产计划。提前进行生产安排和计划,使得为满足客户需求的各项产能得以保证。管理和维持与晶圆加工厂,IC封装厂以及测试代工厂的关系。具体的职责如下: 岗位描述: 1. 作为公司和晶圆厂的界面,从制造层面提升产品的良率。从设计到测试各方面推动提升新产品质量和良率, 2. 寻找和建立低成本的晶圆生产方案,与代工厂合作进行工艺改良 3. 建立生产流程 4. 监督封装和测试的效果,确定生产过程的瓶颈并加以改进 5. 审查评估生产流程和方法,不断优化以提高质量,降低成本,优化良率和提高测试覆盖率。 6. 与设计工程师紧密合作从而解决生产测试的问题 7. 要求协助销售人员提供销售预测数据,提供每周的生产报告从而保证满足客户的需求 8. 日常的采购和价格管理+ V1 B1 A9 Q: C2 W3 G2 H
) c+ X% K+ w' v# G' F
职位要求: 7 i4 [! h! X$ K8 A/ L任职要求: 1、与晶圆厂、封装测试厂有良好的人脉关系,可以获得大力度的支持: 2、熟悉IC产业链的各个环节,包括IC设计、封装、测试、物流、终端应用、晶圆制造等等,具体包括: a.封装设计规划:熟悉IC制造情况,针对IC后端制造、消费的特点、主流封装测试企业的封装类型,为不同的芯片定义合适的封装形式。 b.芯片生产解决方案:针对不同芯片的工艺、应用、消费类型、终端制造、各家封装测试厂的产能等诸多信息,制定出完善的解决方案。 c.谈判技巧:熟悉整个IC产业链的各个环节的运营成本。 d.熟悉晶圆制造、封装测试工艺技术:针对不同的产品,利用晶圆代工、封装测试工艺技术提升良率。 e.物流解决方案:缩短芯片生产周期,降低流成本。 f.芯片品质规划:针对不同应用的芯片规划出不同的可靠性测试方案,充分地保证芯片的品质。针对芯片可靠性测试的结果进行不同的应对方案,保证芯片在最短的时间内推向市场而无可靠性方面的风险。作者: ranica 時間: 2011-11-4 05:27 PM
招聘公司:famous IC design company in shanghai0 X9 U2 ?2 S; K, A c
招聘岗位:系统/应用工程师 6 c% \$ D5 }- D& g6 V工作地点:Shanghai2 A5 s) q/ [" v* C/ I
, h5 r2 M+ _* d9 l( p5 q8 x岗位描述: " _5 i0 s% ?- ?$ f% Y8 r2 b" G7 y: m, Q主要工作职责: 1. 负责笔记本、电动工具、电动自行车等锂电池保护系统的软硬件设计 2. 参与公司锂电池计量和保护芯片的新产品的系统开发、设计及验证 3. 制定产品规格,就芯片原理及关键参数等技术问题与客户交流,了解客户真实需求 4. 配合设计人员完成芯片设计,提供建设性意见 5. 制定芯片验证方案,完成芯片的系统验证 6. 针对公司产品设计应用电路、编写应用软件、整理应用笔记等技术文档 7. 研究锂电池容量算法,提取满足客户需要的容量模型 8. 进行内部员工培训,为FAE提供技术培训和支持, 9. 为销售提供技术支持,解决用户遇到的技术问题 # ^4 d% S8 q( V! K3 J 9 `5 f/ Z6 }) K) C7 M( n职位要求:$ ^/ U& n) e( @# q# }
职位要求: 1. 计算机、电子、微电子、通信相关专业本科及以上学历; 2. 3年以上芯片应用经验,曾参与或主导锂电池计量或保护芯片产品的设计。 3. 了解笔记本、电动工具、电动自行车等应用系统的电气特性 4. 了解锂电池Cell及Pack特性,对锂电池容量模型具有一定了解 5. 正确理解Spec要求,可独立完成Spec的制定和芯片的验证工作 6. 精通嵌入式软件开发,有一定的C/C++编程语言经验 7. 丰富的电路分析、设计经验,熟悉常用的电池元器件的应用 8. 良好的沟通能力,可正确理解客户的真实需求 9. 认同客户导向,可快速解决客户问题 10. 具备良好的读写与英语能力 11. 积极进取,良好的团队合作精神。作者: ranica 時間: 2011-11-4 05:35 PM
招聘公司:A famous IC company2 |$ z- V2 Q0 |
招聘岗位:South China Country Manager* ^+ _* I. Y9 z; z4 F+ i
工作地点:Shenzhen 1 ^0 _1 @1 N( u8 x, W: X m& K& a8 e7 y% D0 J5 Q6 z4 e+ d# I
岗位描述: 8 E! w- n/ a. O- N' A" ]Job Summary: The South China Country Manager will have overall responsibility for developing and implementing the sales plans. He/she will be responsible for building/managing the existing sales organization and driving customer design wins and revenue. This will include recruiting and developing a sales organization with a never give up mindset that is capable of meeting and exceeding the company’s design wins, orders, and revenue objectives, implementing disciplined sales processes and playing a key role in closing major transactions. The CM will also be expected to play a significant leadership role in the development of the company’s overall market strategy for South China. He/she must have a proven track record of success leading and growing high performing sales organizations. He/she must possess strong leadership skills and the ability to attract, develop, and motivate high performing Sales, FAE professionals and distributors. The CM must possess a combination of strong technical sales experience as well as refined leadership/management skills. XX is seeking someone who has the managerial skills to scale the South China market for growth, including developing the appropriate methodology, forecasting and personnel leadership; as well as a strong individual technical sales acumen and “closer” mentality. This individual needs to be hands-on, visiting customers, developing high level relations and be a resourceful executive and not a “manager of managers”. ; V! P; v" b# a5 o3 x3 U' t2 C- t5 z2 c3 \# a$ x
职位要求:: f& Y$ f- K4 N, Q2 {
Experience: 12 + years of experience with a BS degree preferred作者: tk02561 時間: 2011-11-14 04:15 PM
招聘公司:a top 15 semiconductor company 9 D$ I* P1 M# ^8 i1 s: l招聘岗位:Experienced Product Engineer; l/ F0 A6 j, k: E( k! S
工作地点:Shanghai j F9 {; G$ m( d2 U% q
& o7 ~2 G8 t% Q岗位描述: + \6 H* i' Y, J. m5 JDescription: The role of this position is primarily to qualify the performance of new silicon that is high speed PLL related. The responsibilities include but not limited to: ' Q6 t Q, O( b! q% D Q
, d9 e1 y3 Y. X4 r
Contributions to the measurability at the feasibility stage of design. & h% |. Z0 _% \' _ E
Create a checklist based on the deep understanding of the datasheet. + f; v0 O, K7 j2 S. O0 U: i9 i/ L' X Develop evaluation scheme. * n6 t& ]1 w# O- x. [: ] D& I Develop and implement evaluation system including both hardware and software. ' q8 O8 W' L9 ?* p: y$ u9 F
Measure functionality and performance on evaluation bench. % s& F: b) r$ Z4 j* I5 L Debugging contributions (pre and post silicon) to the full understanding of the silicon. 4 r! w/ Y8 N/ a- K) u; @9 L. {
Compose the evaluation report and work with Test and Application Engineer to generate the datasheet. ; m3 p7 Z9 z$ J) A4 e Support design, test, and application engineers with problem diagnosis and trouble shooting.作者: tk02561 時間: 2011-11-14 04:15 PM
职位要求:Qualifications : P! r' [* k5 T* D& C' U Master degree in EE related major, 2-10 years experience 0 b4 c( V- i; o6 Q Basic knowledge on PLL and converter clocking 5 c F6 `9 N1 h1 u' p
Experience in software & hardware development on mixed-signal high speed system; schematic and PCB experience. : D8 W o% H0 \ Debugging experience with hardware and software working together on board level; familiar with common instruments such as spectrum analyzer, signal source and oscilloscope. U/ z' d5 H( ~0 _ Experience in any of below is a plus. ! W n' W- C+ T5 L Understand IC evaluation and performance specification measurement theory and technique ( z" i5 O, g) ~5 z0 s2 M# H
Labview/FPGA : L! V- _" Q7 a; H: n; ^: O& d" Z Proven track record of innovative initiatives in previous projects. 0 x- V; a! L. D1 _ Z( [' I
Eager to learn new things. ' R- y& G8 Z* Y4 k, r" z- q Self motivating, good team player and good communication skill. 0 J- V# R1 H$ f) \/ `# O
Good English speaking and writing skill.作者: tk02561 時間: 2011-11-14 04:17 PM
招聘公司:a top 15 semiconductor company % r. X" w8 c( S/ v# x1 }- @2 J! O招聘岗位:Experienced Analog Designer y5 [. S5 K% Q1 ]工作地点:Shanghai2 z2 G! r8 S( i8 X1 \
0 `1 T3 n [2 S% {' w# a% ~0 J7 `
岗位描述: 8 k$ n; b. I( eResponsibility: Participate in mix-signal IC development high speed clock products, working with multi-site engineers on different functions such as analog/digital design, application, product evaluation and layout. The candidate is expected to contribute to analog circuit design, simulation, probe and debug. And the candidate should also be able to understand board level issues to make connection to real world application.作者: tk02561 時間: 2011-11-14 04:17 PM
职位要求:Requirement: ( d3 m$ `2 w9 g4 Q3 q
: u' G. M( Q, o: p8 h/ T" \ MSEE or PHD in EE related majors. 4+ years working experience for Master, 2+ years for PHD. ( L9 I7 E! o, c- Y2 P' E Proactive, and good communication. , h* ?# j, C3 @( H( S; e0 f3 A; P
Transistor-level circuit design, simulation, and layout of analog /mixed-signal integrated circuit, with track record of high quality circuit design. Experience in high speed PLL design is a strong plus. ( ]9 [, C# G* F8 j& s; o% a
Solid understanding of device physics. High level of mathematical sophistication is a strong plus ' v: K5 f# E( a) M& r0 ]/ I
Solid problem-solving and trouble-shooting skills. Enjoy tinkering, taking things apart and making things work. 6 M: u6 [/ f3 n- E! [ Innovative, with ability to raise good questions. ; i1 f5 t' |1 i/ D) T( v Self motivation, result oriented, good team work and communication skills. 4 ]; m, V" L0 k& g
Good spoken and written English作者: ranica 時間: 2011-11-21 03:48 PM
招聘公司:A communications chip company! M+ [. F2 l$ b! f
招聘岗位:算法工程师, ?! t9 d% e1 j- K* R$ o! n) c
工作地点:Shanghai & [4 a* L8 t8 l& N- c 1 ?+ d6 I2 M! ]) `主要职责: 终端物理层算法研究和优化 ' d+ k- E' w* h- C6 F
+ Q. h5 W% X9 Y' o8 }3 G& r5 {5 a( {& [岗位描述:+ u$ ?% N5 F1 v7 Y" e6 a* o& v
Responsibilities In this position, your key responsibilities include below but not limited to: Solid know-how in usage of project management tools Expert knowledge in the system development framework Strong analytical skills and systematic working style Excellent presentation skills Fluent English is a must > 5 years technical experience in product development Project Management Experience in hardware, software, technology or system project management Experience of working with different cultures作者: ranica 時間: 2012-1-11 02:56 PM
职位要求:2 O' e1 P0 m3 n0 d
Qualifications Leading the project office organization worldwide Support R&D line managers and Program Manager in the demand planning for new projects and management of the project pipeline Define KPI/measures on R&D efficiency and work closely with RD management to improve organization efficiency Drive project management methodology, configuration management methodology. Ensure that projects are set up and executed according to development process * Support project and program managers in: - Structuring of the system / hardware / software project - Tailoring of the process and definition of synchronization milestones - Consulting for System Verification Concept - Consulting for setup of project infrastructure (IPP, configuration management, @risk) * WLS DP Training of project managers Support Project configuration management (Change Management via Unified Tracking Platform), Product structure setup and maintenance. Local R&D Project Management Tool support (MS Project Enterprise etc) Best Practice Sharing and Continuous Improvement, Lessons Learned moderation Tracking Key Performance Indicators for R&D in cooperation with R&D Line Management * KPIs for overall WLS R&D performance * KPIs for productivity of R&D sites * KPIs for productivity of outsourcing partners Analyzes Key Performance Indicators within the R&D community and ensures that data collection leads to improvement programs Defines operative and performance R&D reporting in cooperation with Business Line and R&D Line Management作者: ranica 時間: 2012-2-3 04:57 PM
招聘公司:a start-up company with high performance bletooth and Wifi technology$ H( J, H9 B( T# Z9 @% O# u
招聘岗位:RF/analog IC design engineer 7 p0 x9 N$ _; d2 M8 B6 B! W工作地点:Shanghai / X3 g7 [8 G) E+ w; }& ?( Z9 O4 A) E5 L0 L
岗位描述:8 b6 {# U7 j* k1 s8 @
Job description The candidate will be responsible for CMOS RF and analog circuit schematic design, layout design, RFIC test and debug for wireless communication systems such as Bluetooth, WiFi, etc. The candidate must have design and tape-out experience on etc. Responsibilities - Design RF/analog block circuit meeting the system requirements - RF/analog block circuit layout design and post-simulation - RFIC test and debug - Documentation and report about the designed circuit blocks$ ~0 c0 [' w5 w4 l5 Q
, P5 f4 j& k! A0 Y' ^职位要求:" M( i) b4 V5 a' {2 z. B- a
Qualifications - BS or above, Electrical Engineering - 2 year’s or more industry experience is must - Tape-out experience is must - Knowledge about RF system, device modeling - Knowledge about bulk CMOS process - Familiar with Cadence tools including spectre, spectreRF, ultrasim, virtuoso, and calibre LVS/DRC/PEX, etc - Familiar with spectrum analyzer, oscilloscope, vector network analyzer etc - Good English communication skills - Self-motivated emphasis on teamwork, schedule, plan and delivery - Bluetooth and WiFi circuit development experience is preferred作者: ranica 時間: 2012-2-15 03:41 PM
招聘公司:A famous IC company ; S Q! t. l+ \7 q% M" u: F招聘岗位:APPLICATION ENGINEER (AE) ; K# ?+ f1 A6 C( e" I+ ]! w; h工作地点:Shanghai @% V+ y6 [1 A: B( i, F0 b
6 t$ T) T" W g9 `# a+ |+ T9 j9 X
岗位描述:; P7 G e- o2 ^* U7 ]2 E
JOB DESCRIPTION RESPONSIBILITIES & INTERFACE The Application Eng., under the coordination of VP Smart Grid Solution, is responsible for actively promoting ****** technical capabilities and Product offering among Customers and Prospects. She/He is accountable for insuring (i) Correct understanding of Customers’ technical requirements (ii) Professional feasibility analysis (iii) Effective coordination with ****** Sales and Engineering team (iv) Efficient Customer technical interface (v) Comprehensive technical solution build-up, ensuring customer requirements are reviewed to determine product applications, problems are investigated and resolved (vi) Reference and Evaluation Kit Development with related Collaterals-Documentations 3.1 Upstream interface The Application Eng. reports to the VP Smart Gird Solutions 3.2 Downstream interface Not Applicable 3.4 Main processes interactions Sales & Customer Relationship Process Pre-sales To coordinate internal organizations in order to bring ****** offering to meet Customers’ expectations, both in terms of quality as well as in terms of technical solution. In the Pre-Sales Phase, the Application works in cooperation with Sales, SW , Engineering and Operations teams to provide a competitive technical solution to build the budgetary proposal to be presented to the Customer. The ultimate goal (to be accomplished as a team) is to secure the design win for XX while matching Customer’s needs. RFQ processing lead-times have to be provided within ****** internal guidelines. MAIN DUTIES Application main duties are: Feasibility analysis and solution proposals for Platform-ASSP, SoC-ASIC discussing with Customers architecture requirements and related trade offs. To ensure Customer’s requirements are investigated to determine product applications, problems are investigated and resolved, and technical interface between Customers and Engineering. Drive technical discussion with Customers during RFI/RFQ phases & attend to Design reviews with Customers, especially in relation of specific XX’s complex IPs (uP Subsystems, PLC, Metrology, RF) To coordinate BP preparation (technical part, effort etc.), in line with ****** quotation procedure, providing for ASIC-SoC opportunities also input for CS generation, consolidating CS including IP-section for final Sales tuning To provide, develop and foster enhanced interpersonal relations with personnel (Engineers, Managers…) of key Customers to improve Customer relations, resolve technical issues, etc. to position XX as vendor of choice. Technical product presentations, Evaluation Kits & Products demonstrations during the discovery and advocating process. Demonstrate Product-IP capabilities with related Product-IP Evaluation Kits & demo systems. Contribute to Evaluation Kit Specification, design and validation (MRD/PRD process, PCB Design, Ev.Kit productization, Collaterals generation) Support Field tests and Certification process for specific IP-Standards Support Customers benchmarks Provide Customers feedback to ******for new and emerging technologies, as well as competition information Support of exhibitions, road shows and conferences Identify and assist in research of Sources of IPs Identify and assist in research of Sources of Technologies/Foundries Develop technical Product and Evaluation Kits Collaterals (Manuals, System Solution Application Notes, White Papers, etc.) Develop training & Collaterals material (Presentation for Sales EDUCATION & EXPERIENCE The Application holds a degree in electronic engineering or physics. He/She has at least 5 years experience in the same or equivalent position or relevant Eng. Experience (HW, SW, System) Strong semiconductor experience is a must.作者: ranica 時間: 2012-2-15 03:41 PM
职位要求: / B7 w+ w* I. y) Y4 d+ kSKILLS Essential: Team working. The position requires an understanding of: o SoC: Processor architectures, AMBA bus, Standard Ifs ( USB, Eth, ) o Application experience in complex SoC/ASSP, including embedded SW, in relation with meter and communications aspecy (PLC, Rf-Wireless communications, Metrology, etc_ o ASIC Flow He/She has got work experience as FAE, ASIC Design Center Eng. and/or ASIC-IPs Design Engineer. Desirable: Work experience as IP and/or ASSP Design Engineer Telecomm experience on Wireless and Wired protocols (RF, ZigBee, IMS-Industrial, PLC, etc.) from Physical Layer to upper protocol (MAC, Adapation Layer, Newtoking) Knowledge of sales and marketing principle. Specific interpersonal and communication skills: Working in an international team Close Customer relationship, strong communication (verbal, written) & presentation skills including the ability to conduct business in English. Effectively work with others including Customer and ****** colleagues (Organize and prioritize work activities in an independent manner). Enjoy working across multiple geographies and cultures. Traveling within Europe and outside Europe will be necessary. BUSINESS METRICS & SUCCESS INDICATORS: The success of the Application Eng.’s is measured in accountable terms on business-related parameters as: • Yearly Design wins • Bookings Furthermore the other key parameters and indicators to measure his/her success are: • Influence on IP & product definition • Support of collaterals generation ( manual, Application Notes, White papers) • Support of IP validation and certification • # of design wins versus processed RFQs • RFQs proposal lead times作者: ranica 時間: 2012-2-15 03:43 PM
招聘公司:A communications chip company 6 {/ u7 N: H% C+ Q5 i招聘岗位:对外合作经理$ Q6 X2 i$ n- m% g; O+ A
工作地点:Shanghai ; N/ Q6 k' L! k; s. q( `- W( p8 l/ H- k# S- D8 L1 O/ R% {7 D
岗位描述: * e8 f4 ]1 L# k职位主要职责基于现有的产业链定位,挖掘和识别对外合作需求;组织制定对外合作计划,完成合作项目调研及评估;组织完成对外合作项目合同起草与商务谈判工作;组织完成对外合作项目计划、执行以及监控等工作。 ' f5 c' A; f7 h4 V " I6 A# m4 D# b! p+ ]* F# j+ ~; L职位要求:. H6 z; E) A) e' m3 G2 j
必备知识、经验及素质本科及以上学历,通信、电子、经济、贸易等相关专业; 精通通信移动互联网行业知识,5年以上相关行业工作经验,3年以上相关岗位工作经验;精通项目管理知识,拥有丰富经验; 精通商务谈判;作者: ranica 時間: 2012-2-15 03:44 PM
招聘公司:A communications chip company & R0 O4 p/ N* S+ c+ G招聘岗位:战略管理高级经理 . b* c o6 x* ?& r/ {2 Q } O工作地点:Shanghai; O2 Z' H; I0 a* H: {8 h) W) J
0 @6 r- [2 G9 F& \岗位描述:8 \+ q; ] K/ Q$ }3 Q# X! Z0 W0 Q: A- ?
职位主要职责推进公司的战略研究工作;推进公司的战略规划制定和调整工作;推进公司战略实施工作,配合推进公司以及公司控股股东的重大对外投资/并购项目。 . r3 w, D. }8 l# `: o5 f5 r( X 2 o0 N( x$ K. e职位要求: 9 ], O# k, @0 i1 u. p X# Q技能标准熟练应用SWOT分析模型、波士顿矩阵、价值链分析法、波特竞争模型、平衡计分卡等战略管理工具来分析研究公司发展的内外部环境及经营策略;对移动互联网行业有深入的了解,熟悉整个产业链的运作规律;较强的分析、协调、逻辑判断能力,对各种信息的综合、总结能力;较强的团队协作,上通下达的协调能力。 必备知识、经验及素质本科及以上学历,工商管理(战略管理)、金融学(投资银行)等相关专业;5年以上战略管理工作经验,相应岗位3年以上工作经验,掌握战略多个模块管理及操作流程,精通某一专业领域知识,全面了解移动互联网行业;诚信正直、敢担当,善于总结和传承。 行为能力有很好的计划和执行能力、善于学习、总结。作者: ranica 時間: 2012-2-15 03:44 PM
招聘公司:a leading developer of advanced digital imaging solution ) _. m8 f( J7 c. v J招聘岗位:Marketing Director * f$ ?4 K0 D3 N3 g6 ]& T工作地点:Shanghai$ i9 I; L4 p- F/ r2 E4 j
1 Z" z# k) m- N1 p3 @岗位描述:- p+ }" H8 T0 Y8 B
Responsibilities: Ø Responsible and coordinate with Sales/PM for China forecast and pricing strategy, new product trend; Ø Responsible for all marketing and business strategy in driving growth within the China market. Ø Ability to define product roadmaps and positioning, and market development to meet current and future market requirements; Ø Strong ability to market to tier one customer and to grow business through strategic partnerships; 8 h! ]- Y4 a- K6 {# L9 N) V( P: t; ~1 ?) x e7 P
职位要求: + |1 k+ e, }+ J# B* O: ?Requirement: A strong passion for driving results and excellent collaboration and communications skills required. Ø The ideal candidate will be a dynamic leader and strategic thinker with a strong understanding of the imaging sensor marker and technologies; Ø Strong verbal, written and communications skills are required in both Mandarin and English; Ø BSEE/CS and 7 years cell phone market related experience is required; Ø MSEE or MBA preferred.作者: ranica 時間: 2012-2-22 03:08 PM
招聘公司:A famous IC company * E- y# b K8 O) b. n8 \招聘岗位:Sr.Application engineer / q1 ~+ \, Q ]工作地点:Shanghai ( v, E- g3 v3 u1 h% B# Q; ] . r' F# n& L: x, I岗位描述:0 W/ A$ j/ P- T; d( `
Job Description: ! Q$ E7 n) P e e1. Report to Product Line directly to provide 2nd level customer support.# N8 t% v& w5 v. R
2. Operate Oscilloscopes, Spectrum Analyzers, Network Analyzers, Signal Generators and wireless communication stations for customer Power spec ,RF Test, EMI issue support and make nice training for local FAE and customers. 9 V5 `$ a0 t* a. e* L4 |" L3. XX Existing RF DC-DC Application solution and complicated customers' issue debug with FAE. 4 `9 b+ H+ c) [$ I9 X& p0 c4. XX RF DC-DC SCH&PCB system design review for Asia key mobile customers. ' C" ~( e1 \+ C4 Q- ]4 q" A5. Creative application circuit design for key customers' specific demand and PL’s maintenance new product definition.: ^4 c5 v, I4 t% T
6. Generate test report and application notes in both English and Chinese V/ r- i; T- C0 C7. Define Fairchild next generation RF Power product from smart phone system and wireless communication standard’s evolutional perspective.作者: ranica 時間: 2012-2-22 03:08 PM
职位要求:0 K: j# ]! S+ y* j! a7 V* z- G; h
Job Requirements: 8 h' x- I, |( B) M
1. Need 4 to 6 years direct experience working related to RF PA's or RF baseband processor in cell phone design and also DC-DC regulators knowledge to be effective. ( ?- w2 Z- B; ~; r+ K/ N
2. Need good lab skills to debug circuit boards, familiar with lab equipment and with PCB design capability. 9 [! i" p" X" O8 a' R3.Good RF skills with clear understanding for transmission line theory, matching networks and distribution circuits; good understanding for RF active/passive circuits and antenna theory. 1 B1 i- G5 v6 X7 |) p1 g0 x4.Good understanding for GSM,CDMA,WCDMA,TD-SCDMA, WiFi, WiMax and LTE standard. 9 ]) M0 k4 s& w$ g: o' S
5.Be familiar with MATLAB, ADS and other microwave simulation software is preferred; & A& b$ f3 e2 |
6.Good English communication and documentation skills, good team player. $ l$ I" I# n- ^/ ?
7.Master degree or above with emphasis in electronics principle and electromagnetic field technology ,excellent bachelor may be considered. 8. Domestic and international traveling is required作者: ranica 時間: 2012-2-22 03:09 PM
招聘公司:a top 15 semiconductor company " n, |5 W0 X# q) u8 ~招聘岗位:application engineer : A; b0 F/ W2 O/ ~, |# v$ V* _工作地点:Beijing - R0 P! u( F- ]) `* W 7 {3 ]8 b3 ?. `/ F2 L3 ^9 H% D$ k岗位描述: ) j- q( x& L% n% y- u' q: lResponsibilities: - Responsible for providing technical support on Analog Devices Linear product portfolio to Asia customers. - Responds directly to customers on technical inquiries initiated via Email, phone or internet forums - Interacts on a global basis with Product experts and the entire global Technical community for escalation and ensuring that enhancement requests or other issues can be addressed - Understands customer's technical needs and problems - Provides support based on differentiated service level agreements - Applies Signal Chain and solutions/applications knowledge for cross-selling and part recommendation - Collaborates with Sales and Frontend colleagues on new opportunity identification - Attends online seminar, Trade shows and seminars for live customer or other product demo support on request - Deals directly with technical contacts from our Distribution network to support them with trainings and their customers - Contributes with technical inputs to self-service tools and applications provided to our customers 9 M* v- |: [7 v; h& S5 H
+ {7 T' a. J) b职位要求: + F7 M- G1 D" W* k! HRequirements: - Solid analog, digital and mixed signal processing basics is required - Any of below skill and experience is preferred: Power management circuit design experience Embedded software development PC software development capability - Good English skill. - Good communication skill and team work. - 1~2 year working experience. - EE Bachelor or Master degree, master is preferred.作者: ranica 時間: 2012-3-15 08:06 AM
招聘公司:A famous IC company 8 x! v: U/ i6 S+ A7 f招聘岗位:LTE Full Stack Test Engineer% O( i' [1 U* X
工作地点:Beijing * g$ E2 b- {1 U' `4 f9 {) u8 k: r1 v( h7 R' X
岗位描述: + O7 H, I: ~* B! S1. Design LTE full stack test cases based on requirements, including writing the test specification. 2. Develop test scripts based on test instrument, especially on Anritsu’s 8430/R&S’s CMW500. 3. Set up LTE full stack test environment and perform testing on target platform. 4. Analyze the issues during testing and locate the root cause. 5. Provide the effective test report and test result with high quality. 6. Cooperate with developers to fix the bugs and verify the bugs. 7. Support developers in earlier phase and later phase.作者: tk02561 時間: 2012-3-26 03:30 PM
招聘公司:a worldwide leading semiconductor capital equipment provider & ~2 l0 X: a i# o% ^招聘岗位:Senior Electrical Engineer / I- @! S Q- U工作地点:Shanghai ; ]+ R4 _( z; r0 P5 @6 I: s) {8 V8 T. u8 `( B- f% ~" I
岗位描述: # P% m2 z' x6 \; D4 P-Low Noise analog circuit design -Motion Control Systems design -Prepare documentation such as schematic diagrams, test procedures, theory of operation,purchased part lists ,instruction manuals and related information -Maintain current knowledge regarding new developments and trends in applicable field " `& D' F1 |4 \$ S
6 ?, J4 u$ j* g+ b" D职位要求:6 L, k3 Y8 r+ B1 p
Selection Criteria: -Knowledge and application of electrical engineering principles, practices and techniques -hands-on experience in using Complex Programmable logic arrays and microcontrollers -strong hands-on electronic design and troubleshooting skills -familiarity with OrCAD Schematic Capture and Layout design tools -Solid C/C++ and ASSEMBLER Programming skill -Excellent verbal and written communication skills in English Education and Experience Required -MSEE or above -At least 5 years in analog circuit design experience related to instrument controls -Working experience in Semiconductor equipment industry is a plus作者: ranica 時間: 2012-4-9 02:28 PM 標題: RF-FAE 职位描述 * q% Y8 J; }5 eDelivers technical expertise, application support and design services to customer based on XXX RF products for mobile terminal and infrastructure area. 8 d" ]6 z) U- b
Understands customer’s requirements & problems, recommends components solutions to meet their needs, and ensures customer satisfaction. ) V2 T3 L: b+ i! L: r+ e
Able to provide circuits debugging, simulation and EVAL boards modification for the customer 3 X; j* K. j/ \' N9 M9 aIntegrates XXX products into customer’s environment. Ensures the product functions per specifications. " ~& g, _$ A9 l, d( aDeliver training classes and consultant services to customers and channel partners. 0 h, o7 t$ f0 S6 I5 v
Work with division marketing team to implement market strategy in China, collect/analyze market info and involve in new product definition.5 A5 [- k7 h' [5 {6 y1 S0 e
5 Z3 k* f. ^( } k职位要求 3 E! R8 D4 W; a+ u, z2 t- H; JBachelors or Master Degree or University Degree or equivalent, major in Electronics Engineering or relevant. # r& i3 l* I6 x$ a! d- L
A minimum of 5 years of experience in RF circuits design /debug or relevant experience. Expertise and experience for (EVDO/UMTS/TD handsets design) is the plus. 3 F; w! G! c% G4 _7 p; s
Excellent interpersonal skills and teamwork. 9 }* R; Q, M. ?6 Y N
Excellent command of English. ( y% z) n1 w) M$ _1 t4 FAvailable for both oversea and domestic travel.作者: ranica 時間: 2012-4-12 10:17 AM 標題: Costomer Sales Representative 客户 A famous IC company7 p) ?) Y3 s2 A# }
地点 Shanghai* O, u& `" N0 K6 `) ^4 J
3 S1 U+ D9 K0 ^# {, b$ W5 Z3 m职位描述 1 |. z4 ~) e; s' \+ s5 V, W7 @Purpose: The primary objective of this role is to support sales team on tactical customer interface, sales reports, revenue analytics & miscellaneous administrative activities. 0 S1 m5 i$ A1 D2 R& @8 J+ R/ {! [6 r
Key Responsibilities / Job Duties:) V& V$ G0 T4 h5 l! U
¨ Sales support 1 e7 p' }9 f2 e3 w% }$ @ 1) Independently follow thru sales leads, data entry into system for design registration (Model-N)- d- v7 q* E% l- L5 V
2) Produce leads analysis based on the lead trend data from given distributors and / or Key account sales. ^4 N" ]( q$ t$ h2 z+ I: D) e; L
3) Support sales team in quotation phase, pricing follow up" ~( s& N" C1 {* f+ `6 t- L9 G
4) Support Ship & Credit, and check shipment & terms compliance( N' G4 x1 ]( T, s8 h( }
5) Monitor DSO of key accounts and alert the sales team when needed! d4 ?% Y! b* x& w7 E7 M; \" v% R
6) Support samples request process( T' y0 M2 y* X. G
7) Process RMA and / or follow up QA reports status $ H7 T8 h3 `4 z# y6 K1 I. D 8) Support global transfer business tracking. R( p2 V9 y; {- A
9) Support SAM / TAM conversion 1 `6 h( U- U2 K9 d0 V- o& S3 E 10) Capture revenue at site locally/ L' _6 u/ {" s: Q6 ?( \
11) Work with our customer service team 0 D- x1 K& Z6 u: g 12) Support local sales team daily business operation作者: ranica 時間: 2012-4-12 10:17 AM
¨ Administrative support, O* p# m6 b: D. w
1) Maintain office facilities and environment 1 J8 W' P: c) k6 t% X N: [ 2) Business cards printing for SH, SZ, Beijing office staffs 4 u- [6 s5 v2 i" B 3) Update staff contact list for SH, SZ, Beijing Chengdu office staffs 6 E0 w1 t! S/ P/ ^) W4 u 4) Office expresses (couriers) arrangement including receiving and posting shipments ! z3 w2 _* w6 K: b 5) Assist exhibition, seminar & Marcom support, o7 i1 }# c- E3 a
¨ Accounting support1) Print bank statement and collect the bank related payment slip 9 m: Y& d0 n6 T( c 2) Petty cash handling! j& z0 {% D: R9 W7 L
l Assist to refill the office supplies and refreshment; }) s; }, l2 ?* Z0 d
l Handle the courier payment and the custom fee 1 e6 m7 H# Y- z6 b" _0 Y l Keep the petty cash in the safe box, prepare the summary to finance and send the original documents to HK office by each month end.. i( q4 L6 S& |# G6 V$ A: ]
3) Arrange to send the office payment records (receipts) in Shanghai office, such as office stationery, courier fee, management fee and office related expenses. ! `% s' E" X9 a' }+ w5 O/ O ¨ Any other duties as and when assigned : r) l; W, x: C2 p" N 6 x# Z2 R1 n5 z 2 N$ m0 ]0 z# l职位要求 ( N7 J( ~5 c: {0 Y* O9 _" Q$ c& {Key relationships / interfaces: $ K1 G0 G. h; }+ @ F Internal – Local China Sales Team, Channel Sales Team, Management, CSR team, Finance Team (Hong Kong) & Administration Team (Shanghai)6 t5 J7 u4 \8 I: a% P+ x
External – Key accounts customers & distributors4 r0 V8 `$ {1 p8 J1 I
7 U% T& G6 a% R+ k
Requirements (Mandatory) . a" b% B* c* q ¨ University, or diploma in business administration or equivalent; with semiconductor working experience is preferred; Minimum of 2 years’ of CSR or ISR working experience. % s) D' P! @- M9 l$ t5 L6 }: E; R¨ Secondary education with 8 years of similar field working experience) a1 E8 |. o# `" X
¨ Microsoft Office operation is assumed by default ^! U1 C8 [0 q2 e' k
¨ Excellent presentation skills to clients, fluent Mandarin & English are a must.% r9 E! \/ u/ P0 U3 d$ M. @
¨ Knows of CRM system, like SAP and Model-N experience e+ a& L) l2 \
¨ Lead and data management experience is an advantage 9 E6 l) F8 C+ {+ J; G$ k$ C$ R
Attributes (Mandatory): }/ |* {1 p4 V& {4 A) Q* ?( S4 c
¨ A self-motivated, proactive & independent candidate who understands sales cycle 0 B1 s) x# Q2 A( ~ ¨ Aggressive, industrious & highly energetic candidate, strong business acumen( w* i8 I) h/ q3 ~
¨ Good communication skill, process & detailed oriented, flexible, thinks out of box 8 H2 _; H! B( i( W- H i$ e/ H8 T ¨ Likes working with data作者: ranica 時間: 2012-5-14 05:50 PM
招聘公司:A famous IC company7 T# X1 [# \+ Y
招聘岗位:Senior Software Engineer (wireless) 3 Y! s4 \ E. c: u, t) F工作地点:Shanghai7 L1 @' n f, v+ N% D
0 {6 \4 g& L2 K
岗位描述:3 D. y! Z* I& I
XX's products are deployed by the world’s leading electronics manufacturers in devices such as desktop and notebook PCs, DTVs, Blu-ray Disc™ players, audio-video receivers, as well as mobile phones, tablets and digital cameras. XX has driven the creation of the highly successful HDMI® and DVI™ industry standards, the latest standards for mobile devices - SPMT™ (Serial Port Memory Technology) and MHL™ (Mobile High-Definition Link), and the standard for 60GHz wireless HD video – WirelessHD™ (WiHD). Via its wholly-owned subsidiary, Simplay Labs, XX offers manufacturers comprehensive standards interoperability and compliance testing services. Job Description: This job focuses on the software development, debugging and maintenance for the wireless chips/products of XX. The software development work includes embedded software and firmware development. Also this job needs the engineer cooperate with the hardware team on debugging work. 4 g C6 S V" P; k ( Z: q/ g u6 I2 X0 }职位要求:. }" w0 F8 f( P8 c4 g3 n
1) Master degree in CSEE , more than 3 years’ working experience in software development, familiar with software development process; 2) Familiar with C/C++ programming language 3) Familiar with embedded system and embedded software development 4) Familiar with firmware and driver development in real time OS 5) Knowledge of Wireless protocol is a plus 6) Knowledge of HDMI is a plus 7) Knowledge of video/audio encoder and decoder is a plus 8) Good command of listening, speaking and writing English 9) Good communication skills, strong interpersonal skills and the flexibility 10) Good team player作者: ranica 時間: 2012-5-17 02:32 PM
招聘公司:A famous IC company . F9 L3 v: R0 W招聘岗位:Product engineer # B) Z5 i4 G; w: z工作地点:Shanghai7 ?+ X( N& M" w) U1 D: W# M c* U
. G+ A8 }; J3 W N. q岗位描述:! o0 B5 G+ x" c6 U
-Lead the efforts to understand root causes and execute on corrective actions for products not meeting expectations in performance, quality or reliability -Perform data and failure analysis for new process yield learning, production cost reduction and discrepant material disposition -Engage and establish close relationship with Test engineer/ process engineer / package engineer / designer for the new -product development. -Evaluate and characterize the new products. -Following up the product verification and testing schedule and drive the project move ahead., s% e. |, U+ v; @. }5 X e4 T$ y
# m1 ~6 W$ c+ I1 N职位要求:1 w( w2 \4 b- V
-Strong semiconductor device physics and testing background.. -Excellent spoken and written English competence. -Good understanding on foundry processes, package forms & testing procedures -Experience in developing test program, Knowledge of Flash Memory & process, Experience in silicon debug is preferred.作者: ranica 時間: 2012-6-4 02:05 PM
招聘公司:A famous IC company4 D# H+ v4 s% Z5 j5 B) V2 t: j
招聘岗位:Senior IO Design Engineer- z. _0 g( M$ [ p
工作地点:Shanghai 2 [* Z! [7 N+ x- O5 L/ j) F' ?" j& q! K w% J8 M9 {
岗位描述:( B* F( s- S/ x8 d
1. Experience in IO circuit design 2. Be responsible for the schematic design, simulation and DK generation 3. Instruct the layout designer to design the circuit layout 0 Z' G2 Z% a2 M# f3 N" L1 k5 Z ' U! E B) c$ n/ W5 C; }2 @; _) J职位要求:+ o6 |& H! l/ y2 P: @
1. M.S. in electrical engineering or equivalent is required 2. 2 or more years of IO circuit design experience 3. Experience of Spice simulation 4. Knowledge of ESD design is required 5. Process and device physics knowledge is essential 6. Strong physical layout knowledge and parasitic component understanding is essential作者: ranica 時間: 2012-6-15 11:23 AM
招聘公司:A famous IC company & F6 H. l) M, Y' O' O* c招聘岗位:Senior Analog Design Engineering 2 D. P6 `0 D5 O W9 y工作地点:Shanghai # |, B! P* g$ r- T8 C) K; ^$ S- G9 P% N+ C+ r& f! Q5 P
岗位描述: 4 k3 z* p& D' yIn this position, you will be responsible for: 1. High performance amplifier (low noise, high precision and high bandwidth) amplifier designs and layout guiding. 2. High definition video filter and driver design and layout supervision. 3. Support the lab test engineering on ATE and product test plan and debugging 4. Work with our sales team to support customer with XX solutions 5. Define new products with XX sales and FAE team (some travel might be needed) ) Z" u" [) o9 k& z ; y; M1 A1 \) g# N! q3 K- s/ p6 m- N# t! D职位要求: $ d' a; C7 u; [Qualification: 1. 5+ years experience in mixed signal analog design with independent product design/tape-out and mass-production history. 2. Experience with analog video knowledge will be big plus such as video analog front-end (AFE) design experience 3. Strong local open-fabrication process knowledge 4. DCDC power product design experience is big plus but not necessary. 5. Good at English speaking and writing to work with XX team members in other country.作者: ranica 時間: 2012-6-22 02:24 PM
招聘公司:A us company' N' [ E7 P; L+ d) l% V8 P
招聘岗位:生产计划/物料管理 4 a; ?1 ?' }9 X' d工作地点:Shanghai . T& H. F% d; K0 @5 L# _ : \5 |3 R! ?, O! ?2 j1 V岗位描述:, H' [# M/ m& }/ L
负责IC 的计划和生产管控, 跟晶圆厂,封装测试厂沟通,熟悉整个IC生产的具体流程 # D" k/ [1 j. `# n, [; w! x+ T. _ G- ~; X6 G- G: ?4 Z
职位要求:; E. o( y, [' {
1. 根据客户订单和预测制定和维护主采购计划,采购原材料并安排相关加工进度 2. 根据交期的要求有效的监督采购生产的周期并完成发货 3. 收集各项研发数据,测试数据,及时反馈各项信息 4. ISO审核的全程跟踪作者: ranica 時間: 2013-5-15 03:39 PM
技术总监* E, T4 V. n: Z f7 r
客户 A Integrated power development company + ?4 X) j2 k+ c. Z! O" }地点 Shenzhen : P8 t# g. \1 O4 Z' J: z* J- f- D # @% l, z( m }8 d' m/ E6 N职位描述- f8 \7 C& q5 @& c1 s& h% X& e
岗位职责: 3 ^8 ~9 E/ L4 u: s! t; q- S1.负责PMU芯片团队; 6 E, C5 e# S1 y% `. u; U+ s2.负责开关电源团队的技术架构;. Q$ E/ Y5 R+ b! ^# p+ ?
8 ^$ u2 {8 ]/ T) P- B Y- P
任职要求: % M/ x+ ]" A, o; t% F9 A1. 熟悉PMU开发;/ s0 d* A% u4 `. y4 _
2. 熟悉开关电源类芯片开发; , j2 b; B6 ]6 o4 S3. PMU芯片开发经验,开关电源芯片开发和电流系统架构经验。. P2 W% p5 f2 E ]5 [ k+ ?
4. 电子相关专业领域培训,计算机熟练,熟悉相关绘图测试软件;, o8 d7 W7 v6 Y2 K% t2 M* b8 l
5. 英语熟练。作者: mister_liu 時間: 2013-5-22 02:28 PM
资深 IC设计工程师 (架构师或IC实现)/ K4 @- K7 y" ]' z4 @
公 司:NO.264-A global PC leading enterprise 8 l9 ~/ _9 u& L; z" @工作地点:深圳 & B; A y1 t& M# v7 a' s+ M6 |, g9 b7 V+ w5 E: `/ m L
工作内容: # k# |5 }; Y8 N( A8 u
1、参与需求定义,并设计系统整体框架,承担方案的详细设计,代码设计和仿真工作 : c3 [5 C7 w+ y5 E) s
2、制订开发计划,调配部门资源,保证项目按时保质完成 2 V+ g* [/ J& ?" t' V4 R3 T- K: l: E3、确定验证方案,安排资源完成设计评估 [) T; E; w: t- Y+ s
2 P$ _. F' [$ L, R& J# j% A* k
职位需求: 0 g! [0 J3 F8 x$ c
1、电子工程、微电子相关专业硕士8+ ) i7 Y* j8 u7 ?4 |5 i/ Y+ L! ]2、熟悉IC设计开发流程, 熟悉计算机编程语言,熟练掌握verilog语言。 2 ?6 J, j% Q3 d" L6 H) _. T% [) C3、熟练使用Synopsys公司的IC设计相关EDA软件,特别是综合、静态时序分析、仿真验证 4 M% W' w9 y* R4、三年以上大规模数字集成电路前端设计经验;至少经历过两个以上完整地芯片开发流程中的设计工作; 9 ]0 }9 a- R) i$ b' |% E% ~
5、熟悉ARM体系架构,具备SOC设计实现经验优先 . I6 S7 m# N. I9 W- \8 G6、掌握数字电路结构的功能和特性,有较强的理论分析和钻研能力 # ?' g/ a3 P2 z6 x. i5 V7、有良好的团队精神,较强的沟通能力作者: ranica 時間: 2013-6-7 05:31 PM
Sr. Systems Engineer! r& f* M! x! s+ x9 |
7 L* g% M2 I+ o- k; r1 V+ V公 司:NO.54-A famous IC company: J. }2 f+ n& o! P0 ~
工作地点:上海 0 m) Q& I) {1 D! r0 S' ^. x" r1 r- ]8 s
Description of Function Responsibility , J5 |6 a1 j3 n2 N5 \0 d9 l2 I- {! F0 J ( g& Y; P' Z' P( L/ x0 M) p' p9 c- The Sr. Systems Engineer will be responsible for Ethernet switch chip definition and bring up. In this role the Sr. Systems engineer will engage with the algorithms, system, and digital design teams, to prepare for initial silicon bring up and performance evaluation. Feedback of chipset strengths and weaknesses in early silicon bring up to prepare for production silicon is also a key aspect of this role. This role includes ownership of chip initialization parameters and procedures, integration of hardware and software, and conducting system level performance tests on Ethernet switch platforms. In addition, the engineer will provide product related technical services and support, including: product specification assistance, debugging and testing of customer platforms, and product training for customers and internal development groups. The Sr. Systems Engineer will also generate system architecture and application notes detailing system solutions for current and future products. & k, J3 t' G' g" U; v3 V! b' }, M9 H G
; F6 X" V& J5 ?; S. M) }In this position, you will be responsible for: - w: E9 a6 l+ W% ~5 F5 W) ]- Participating in definition and specification of system architectures. 5 x, c% a5 l8 [' b) J' H- Independent review of optimal switch system parameters and configurations and identification of performance bottlenecks. / ] x: Q# J9 `/ a) _. Y- Providing design through system-level acceptance testing. ; |7 q; H. C, U# F3 w+ U# [: h, X- Schedule test plan and finish on time , P! J7 ~4 J. J& a" U- Review of test coverage for silicon characterization, board-level reference design characterization, and software performance testing. 9 p2 p& O& A; C5 `: L7 }; y
- Responsible for board design test plan ,test methodology and test cases for demo board $ E3 m) A5 E. V- ^: l
- Perform emulation and silicon testing for Ethernet switch system chip ; [8 f& H1 U! ~- Analyzer test data, result and submit test report 4 v2 @$ ~. G# L7 `" |9 W% i- u
- Responsible for framework and maintenance automatization test platform ! j. ~ b' V$ j$ d1 k- Providing technical assistance to AE and production personnel related to the use and application of products. - H5 }1 E- D& a% x, z- n' H
- System level analysis of customers'' designs. 0 Z+ o y' J2 A- Writing technical documents作者: ranica 時間: 2013-6-7 05:31 PM
Education: MSEE required 6 ]2 |% G+ S3 Q1 _0 p# F( M ' T9 Z% y% i" l! A6 M
Experience: 6 q g! g0 R, C( e
- more than 5years working experience in related field " A( T& L+ u: v+ J$ `
: b$ p' b6 y2 M5 H7 y
Requirements: - |& W) O7 ^6 l5 v/ O2 ~; K
- MSEE required " U8 D9 E7 H' b0 j5 S: Y
- More than 5years working experience in related field 3 ]" z$ M+ S d% Z; S
- Deep understanding of switch/router architecture and requirements. - N- W- C% N) U9 v* r0 a( Q- Familiar with Switch acknowledge and standard such as IEEE Std 802.3 ,IEEE Std 802.1* and so on. 6 V- z, I5 F/ A/ U- Experience in GRE, tunnel, MPLS, VPN and DCB feature. " m1 q0 h* V5 h9 p" B
- Experience in routing , bridge and network test. ; `- U4 P1 o4 ^1 |/ d1 B- }1 M5 E- J( H
- Experience with ASIC emulation and silicon testing 3 {/ U6 F& L6 B- ]3 D* o1 c- Familiar with IXIA, SmartBits and other networking test equipment. 1 ^6 f- {! }, \6 f- Strong problem-solving skill to isolate and resolve issue u4 W- E" r U; t- Good communication and interpersonal skills 1 l6 \* r L9 _2 q, m- Self-motivated and quick learner作者: ranica 時間: 2013-6-13 11:03 AM
软件工程师* Y7 m: V7 C0 s. M3 @4 a4 b: D
6 J% P; f) G8 ^ G7 S- v) @8 {$ W公 司:NO.120-A famous IC company) `7 U; J% U1 I4 q) O$ b
工作地点:上海 8 y2 n8 p$ k6 o9 Z8 {' l' s( P- O 3 {4 L2 B5 k8 P7 C主要职责: 7 e5 C& O, d; X8 Y5 O& l1、根据产品应用进行功能设计,并且实现相应的程序开发; O7 o. s& U1 q3 X
2、依据项目要求和相关规范,完成系统的详细设计和相关文档的编写; % ]$ E/ Y' i1 Y% d1 T3、根据项目要求和编码规范,完成相应功能模块的编码任务; ; V* P8 Q- h' Q/ I0 t8 K/ T( r
4、根据项目要求,配合项目人员完成结合测试、系统测试和系统交付等工作; 6 A4 ~3 x& u9 `1 m3 i5、实现系统关键技术研究和开发,以及系统技术预研和系统原型开发; ! j+ B |8 T: k% R6、解决各种紧急、疑难、复杂的技术问题,为客户提供技术支持。, D A7 b( }) A* T7 O8 M8 G- K
5 L B) h1 c H; b( q
职位要求: . m! H. X( ?- ?8 D# f3 ]2 Q) o# Q$ B
1、本科及以上学历,通信、电子、计算机、自动化及相关专业;具有两年以上的软件产品开发经验; $ T* V/ K& N4 {4 f" {* b
2、熟悉C和C++程序语言,具备实际开发经验,能独立开发应用模块; ' X3 I4 F( G. p
3、熟悉VisualStudio、Windows API等设计开发流程; 5 P/ H0 |) B: U, v4 @# g4、熟悉面向对象系统设计与开发,熟悉常用数据结构和算法; - B4 ^8 }9 ~* x: d' z' w
5、熟悉网络编程、多线程编程、应用服务开发; + B% t$ {" V) }8 H M( @
6、精通软件开发过程规范,有很强的软件开发过程评估和控制能力; * N" {0 H- w8 u# W/ y7 p$ R7、具有团队合作精神、责任感强、良好的表达和沟通能力; ) o3 r( [$ A( ?+ @9 L
8、能主动学习新知识,对工作中遇到的问题能寻找解决办法; 9 _* u3 H& C% U2 j3 v3 k9 G9、拥有半导体行业工作经验,具有Linux平台开发经验,熟悉makefile,gcc,gdb等开发工具者优先入取。作者: ranica 時間: 2013-7-2 10:07 AM
系统/应用工程师[系统编号:+ v' [1 k/ }! d# {
公 司:famous IC design company in shanghai 0 U7 S$ h9 o; q+ n工作地点:上海 $ _( { a: |! u. S/ K* r$ s& t& S$ S+ ~2 h) a
主要工作职责: 8 l& ~9 a: u9 K7 k
1. 负责笔记本、电动工具、电动自行车等锂电池保护系统的软硬件设计 6 a- K% ~0 }8 T A& I+ f2. 参与公司锂电池计量和保护芯片的新产品的系统开发、设计及验证 " C4 w) [, T. n# x% O; X5 r. `
3. 制定产品规格,就芯片原理及关键参数等技术问题与客户交流,了解客户真实需求 # A3 m) R, r# _8 ^; t4. 配合设计人员完成芯片设计,提供建设性意见 , b7 ^0 q% B7 U3 C3 R0 Y
5. 制定芯片验证方案,完成芯片的系统验证 . K* |1 G D0 j; a
6. 针对公司产品设计应用电路、编写应用软件、整理应用笔记等技术文档 " _* \( z9 S% s% q1 c
7. 研究锂电池容量算法,提取满足客户需要的容量模型 4 U( X* p; b' [' E8. 进行内部员工培训,为FAE提供技术培训和支持, , \9 V+ u6 |% s* K9. 为销售提供技术支持,解决用户遇到的技术问题作者: ranica 時間: 2013-7-2 10:07 AM
职位要求: 0 y3 @& t# L4 k4 r( q: g7 i1. 计算机、电子、微电子、通信相关专业本科及以上学历; $ u2 Z7 {; D: R' O# {
2. 3年以上芯片应用经验,曾参与或主导锂电池计量或保护芯片产品的设计。 9 c1 I m5 A3 c( b+ s
3. 了解笔记本、电动工具、电动自行车等应用系统的电气特性 5 ]) |$ o& h, H& V4. 了解锂电池Cell及Pack特性,对锂电池容量模型具有一定了解 8 D# i* l e1 X) v0 j7 a5. 正确理解Spec要求,可独立完成Spec的制定和芯片的验证工作 4 T. _9 C& N$ G& N6. 精通嵌入式软件开发,有一定的C/C++编程语言经验 : ~# a( |) n2 @8 [7. 丰富的电路分析、设计经验,熟悉常用的电池元器件的应用 ) ?, V$ Y! L# F9 p2 W n9 ?# p9 g, a
8. 良好的沟通能力,可正确理解客户的真实需求 2 P1 e1 S n$ \- u1 V1 T( d
9. 认同客户导向,可快速解决客户问题 , |6 i' B5 s6 `
10. 具备良好的读写与英语能力 - A1 p* {7 C1 y8 p; J11. 积极进取,良好的团队合作精神。作者: tk02561 時間: 2013-8-7 04:32 PM
Production Engineer. m( G! ~$ z3 Q
* M% F: L J6 M- W. U# Y公 司:A famous IC Manufacturing company6 |6 Y) q1 @* E/ P- S% _
工作地点:深圳 - k' O1 e" J! l/ }# _( [0 x* ?: _% m# @- O) ]
Job Responsibilities - |' k1 P$ e3 R7 C' B# k Performs the initial on-site failure analysis effort for both electronic and process related defective products and provides the root cause and technical resolution. : _! Q5 _6 g; b6 w! E& J
Owns the transition of new designs and the subsequent production of SBU products in China. Collect and analyze testing data, lead failure mode analysis and find root cause. 8 N4 I. l6 ~/ {
Oversees the new product reliability and qualification processes. 6 i8 F6 F+ D- j- b Evaluates and proposes cost reductions $ F- U( Z, s/ t1 ^( p
Evaluates risks and assists in the resolution of any problems that threaten SBU ability to meet production delivery deadlines, including sustaining issues. 2 R7 A5 ~- j5 {& O
Fluent with the set up and maintenance of product test stations 7 G# J% G( y% T% |3 o |% u$ M* p
Owns creating and updating test procedures to support new products. * g8 L5 p) Z; ]0 a8 T Owns sustaining efforts of all current production models.Maintain effective communication with SBU team in US sites to understand product and engineering specifications. ! i" ?0 E5 N# E! p6 N# f $ M# M' a$ C- x; ^ NSpecifications : Y4 D" y% y0 M3 H# e7 h+ n
Must possess excellent communication skills. Must be able to speak and write both English and Mandarin well. 0 r! S# F: t/ l$ r Ability to identify design problems and resolve them with an emphasis in electrical design. - i" g. A% o) v; ?6 A2 j( e
Must understand the production process from procurement of piece parts to the shipment of finished goods and be able to communicate across multiple departments within a contract manufacturer. / r% [, N, b. ?! }9 z7 I) P% o) Y, i Strong self-starter, self motivated, goal orientated team member. : E% C4 v6 y- h9 W Excellent problem-solving and analytical skills required. 6 X% b( |0 R* K! ~, ^# k Ability to work independently and as a team member to accomplish tasks. 3 M6 T6 r( u6 J) F+ k5 P+ i: |: X Occasional lifting up to 20 pounds. . C6 L+ w) X# K+ S5 U
Manual dexterity required in operating small hand tools. 4 t( x3 p4 g0 S$ W, S. U
Working knowledge of the use of Signal Generator, Oscilloscope, Spectrum Analyzer, Multimeter, Calipers, Micrometers, Height Gauge and common hand tools. - D4 r* b" f- c' d
Minimum Bachelor’s Degree in Electrical or Manufacturing Engineering and 5 years related experience. Background in assembly of high volume electronic/electromechanical products required. ' ]$ D; q5 I: J
, w+ k$ A0 z$ k; y
Accountabilities # ~0 Q4 k: X h: k( d- O5 O
Assigned tasks per agreed project timelines. / ?( E) [ T' s! [( }% M$ P$ p
SBU Cost reduction targets 6 b4 M; x+ b* t- Z1 [ SBU Production delivery plan ; `/ T0 c9 l. ~, B K, Q9 X 7 O) G% ?& {+ _) n/ k) \
Relationships 2 W. }3 r, c# i! p6 q8 S Functionally, reports to SBU Program Manager. ( A5 H: F2 a! Z+ d0 p) x: ? Administratively, reports to manager in China. : V, n) \) U7 Y& g& o4 R. h
Maintains very strong working relationship with SBU Contract Suppliers.作者: ranica 時間: 2013-8-29 10:07 AM
Sr. DI (Device Interface) Engineer( U! L; ]! n- H; \# ?+ C# `
$ V- @0 n. y4 m: N8 U
公 司:A famous IC company. t" ^' R n/ |0 R; n
工作地点:上海 3 t7 o2 w6 C a# R( C+ u7 e8 Y 9 O. a! b/ e3 }$ R$ cDescription ! t4 B, w7 V2 J4 }( }As a Sr. DI design engineer in *****load board team, you will be responsible for leading multidisciplinary design and development of load boards supporting ******ATE (Automatic Testing Equipment) in the devices evaluation and/or mass production. In this position you will work directly with FFO (Fabless, Foundry, Out Sourcing Assembly& Testing) customers to develop successful PCB designs for their high performance devices testing. Duties include all aspects of PCB (printed circuit board) design, including electrical components selection, PCB materials qualification, power circuitry design and validation, high speed bus design. You will be interfacing with a cross-functional team to develop board level architectures and implementations. You will also be preparing specifications, design, schematic entry, constraint entry, library creation,leading layout, products bring-up, and debug. The development models vary for these projects - in some cases you will be developing all the design collateral internally and in other cases you will be overseeing the design work at external suppliers, but in all cases you will be responsible for the success of the design implementation. And, the Sr. DI design engineer also applies a working knowledge of transmission line theory and electromagnetic principals to ensure board level timing and signal quality requirements are met. The candidate must be a self-directed and motivated engineer with both simulation and practical skills.作者: ranica 時間: 2013-8-29 10:07 AM
In this position, your responsibilities will include but not be limited to: ! a* p& \' v2 F# M6 n- v
-Performing SI (Signal Integrity), power delivery, and timing analyses of high speed interfaces and power delivery circuitry. ; ]0 a" G1 _7 @/ u% A7 A-Creating and executing SI plans for PCB design $ v8 q( \+ }! C7 B-Contributing in the board design process which may include owning a design when needed ; C4 {/ Z+ q) [% o' Q
-Perform laboratory measurements and correlation to simulation predictions 4 b8 P4 {6 v W+ d* P" G7 N
-Generate and maintain simulation decks and models. The models include all the tester module, package, via, trace, cable, connector, etc.8 a* x3 O5 }) k Y% x+ k
-Solve SI problems and provide solutions and trade-offs " z Q7 [ f' }- V6 i
-Apply best known methods for both EMI and ESD - S* @6 P' Y0 m! @-Improving SI analysis method and efficiency ) K ?+ U0 Y) e6 g/ _( }) }
-Working closely with Application and R&D teams on SI validation and correlation $ s+ Y3 {: j5 X8 l$ J1 D3 N1 j t* }
-Write documentation to summarize results and recommendations 7 y. Y2 B" W; N" F-Collaboratively design directly with both DI engineers and applicationengineers + A2 r& E5 a6 \6 ~/ e' p+ [, R4 w6 _: n
Qualifications 2 Y7 f; J8 H& q) s' k) GMinimum requirements: 9 X) \- [( Z4 F4 u0 G) O
You must possess a Bachelor or master’s degree in electrical engineering or computer engineering with at least 4 years of experience.% k$ `& m; d& ]4 Z5 \0 q) _
f: f% w! W7 ~& Z3 B6 S9 l4 x9 Y! d
Additional minimum requirements include: 3 _# D. j8 E [: l-4+years experience with PCB design and high speed design required 9 h0 }2 N% M( P$ |& j* T( Y% o K
-3+ years experience doing design for manufacturability . {9 W2 b7 {% b5 H7 ]9 L-2+ years experience with SI simulations