Chip123 科技應用創新平台
標題:
Virtuoso CDL Import設定問題
[打印本頁]
作者:
bookfish928
時間:
2010-8-4 04:24 PM
標題:
Virtuoso CDL Import設定問題
在CDL Import裡設定的reference library及device-mapping file
& r* `; f: R9 Y: \' x; X6 [
請問reference library指的是??
* j+ B }: i7 t% @
以及可以請教如何撰寫device mapping file嗎??
; s" n2 t& z1 r/ i5 ~& D
2 H" V6 Z- X! B3 Z9 Q
謝謝各位大大囉
作者:
wachun
時間:
2011-4-29 02:42 PM
reference library指的是你用的nmos/pmos/inv....etc. library
作者:
liu.leon
時間:
2012-4-12 05:02 PM
device mapping file
$ E8 `: u) ~( d; L: A$ f0 b- Q7 ]
先vi model.map file
6 @ z* G* z7 h0 U5 c# z
M PCH . .
% ~0 V" q7 K7 U! |7 N. x
M NCH . .
1 l$ S9 {% Q! {$ b1 O/ H
第一個 . 是自建layout library, 第二個 . 是 TF file定義的MOS 名稱,
; V( v! Y3 c$ ?1 t) s! ^
也就是說沒有自建layout 如下:
, x, u: X4 _/ w; h6 X2 r+ `
M PCH . PMOS
. J* k! j$ q- b ~
M NCH . NMOS
5 [' S5 v+ e; S6 [% d% S
如有自建layout library
5 H/ T d. [( |( X( {
M PCH lib_name PMOS
6 E# Z: L: J- v4 @- _4 w% T! D
M NCH lib_name NMOS
作者:
star123
時間:
2012-6-5 09:02 AM
補充:
# Z) {) ?* E$ d. \
1. Reference Library: the reference libraries or Process Design Kits (PDK) where the symbol views of master cells are present. 既你想要用的symbol是來至哪個 library.
* O& V L X+ _
2. Syntax for Specifying Device Maps in a Device-Map File:
: s! k& L3 |. M6 k" s
devMap := <primitive_device_name> <mapped_device_name>
& t" J7 ?! b% ^- K4 p6 F0 A5 u
[ propMatch := list_of_prop_to_match ]
+ j# b' s; B$ I+ k; L1 m/ j
[ termMap := list_of_terminals_to_map ]
" v: e% ?6 n: [7 A3 }, `, P
[ propMap := list_of_properties_to_map ]
+ N8 ]4 e0 ~$ z
[ addProp := list_of_additional_properties_to_map ]
% ~4 m6 `- \% `* i. Z
Example:
+ f' c1 X3 ~, z3 L& h
devMap := resistor res
) h1 @, C Y5 }9 h# S% C0 S
propMatch := r 20000
9 f8 |5 C+ B% A
termMap := PLUS PLUS MINUS MINUS
8 d3 J, C& c, v
propMap := subType type r resVal w width l length
" g- v% p+ Z0 o5 D4 I) B
addProp := model res
歡迎光臨 Chip123 科技應用創新平台 (http://chip123.com/)
Powered by Discuz! X3.2