Chip123 科技應用創新平台
標題:
[關於] [jianping ]如何用verilog將變數前後補上幾個位元
[打印本頁]
作者:
tommywgt
時間:
2009-11-5 05:40 PM
標題:
[關於] [jianping ]如何用verilog將變數前後補上幾個位元
本帖最後由 tommywgt 於 2009-11-5 05:41 PM 編輯
# H* E4 I) f6 Y8 v8 j8 k
7 E+ c, X, I6 ?+ K) B1 r" }# i
因為無法回覆, 所以開新文回答....
( I2 n, ?- L/ r8 o2 C
ABT={2'b00, DATA, 4'b0000};
; q# H, U5 D: I' F
) n( i; F$ ~+ n
Verilog 常用的operator
9 s0 K0 `5 X+ Y( Q/ w, \. W
– Binary bit-wise operators: ~, &, |, ^, ~^, ^~
1 T# z. Z2 {) H% R4 d
– Unary reduction operators: &, ~&, |, ~|, ^, ~^, ^~
4 j2 f) R( t+ s" M/ Y7 l
– Logical operators: !, &&, ||
/ k* ^1 B: o% f+ @9 `
– 2’s complement operators: +, -, *, /, %
; b3 i- e3 l; ?9 l3 w6 c1 l% e
– Relational operators: >, <, >=, <=, ==, !=, ===, !==
: @' ~0 |1 {& N# q, x. b. S, _
– Logical shift operators: >>, <<
9 p' @5 z6 {+ H* j9 L
– Conditional operators: ? :
+ o: o; C `% z' o1 U% [) s
– Duplication operators: {n{ <exp> <,<exp>> *}}
( T/ Q, x) L# e- C
– Concatenation operators: {}
( o3 Y6 {# `1 }0 g6 w5 k2 E. V
給你參考一下
歡迎光臨 Chip123 科技應用創新平台 (http://chip123.com/)
Powered by Discuz! X3.2