Chip123 科技應用創新平台

標題: LVS問題 望大大指點 [打印本頁]
作者: xjyy    時間: 2009-5-26 10:45 PM
標題: LVS問題 望大大指點
使用LEdit90的LVS時，顯示This file is Binary.LVS can not perform iteration.無法進行對比，這是怎麼回事呀
作者: m851055    時間: 2009-5-27 07:43 PM
是比對檔案中路徑的問題，若有需要詳細說明把netlist PO上來................
作者: xjyy    時間: 2009-5-27 09:12 PM
標題: 回復 2# 的帖子
原理圖9 a: ]/ |8 B/ i5 q7 e0 i9 y: H
* SPICE netlist written by S-Edit Win32 7.03, \+ H; H" I! \6 n
* Written on May 27, 2009 at 16:57:24
4 U  O" T: q2 X9 V+ h4 e* Waveform probing commands
/ b8 D1 x% G. e. n.probe4 K) [' l; B+ K% d# Z' f# U. l% ]
.options probefilename="G:\tanner\Nand2_1.dat"
; r! i0 Z* k! ]3 m+ probesdbfile="G:\與非門2.sdb"- z6 q; m6 s* p1 D- u8 ^( x
+ probetopmodule="Nand2"
$ D5 H, z' m2 I. `* \% e4 p* Main circuit: Nand2
- \$ B$ w+ W& ~& oM1 OUT A N4 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u 5 j; R) X1 h" W' ^8 r  n# N" G5 Q
M2 Gnd B N4 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u
0 B% G- I7 p3 l! F: l+ VM3 OUT A Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u
/ A: n% y5 c& X! OM4 OUT B Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u
8 l5 y$ j8 M3 L$ D7 s$ A# {* End of main circuit: Nand2
作者: xjyy    時間: 2009-5-27 09:12 PM
版圖9 x+ r0 W* W/ b2 Z& ?
* Circuit Extracted by Tanner Research's L-Edit Version 9.00 / Extract Version 9.00 ;/ U# Q4 m) `9 \5 [7 g* }
* TDB File:  G:\tanner\Nand2.tdb% B  f* Q/ p* q' \3 D: G$ i& _
* Cell:  Nand2        Version 1.07
9 }8 h: @  f3 N" l- p  E* Extract Definition File:  G:\lights.ext
1 _( w. j/ h$ t$ d, K; G" Y# `* Extract Date and Time:  05/25/2009 - 15:05
# Y' d4 ]/ e1 t* Warning:  Layers with Unassigned AREA Capacitance.8 }/ D5 _$ c1 ^* h* c9 ~* b+ Y
*   <N Well Resistor ID>7 Q! \8 }( T# ^8 w# I; v/ }
*   <Poly Resistor ID>' m& N% U) F: j" y4 ~/ Z7 `% C
*   <Poly2 Resistor ID>
$ `4 t8 y5 C6 l*   <N Diff Resistor ID>3 ?3 ?; k2 C9 l; X
*   <P Diff Resistor ID>0 n' \* z1 J& N: q6 s
*   <P Base Resistor ID>9 r# m0 A0 p+ ?5 a7 z& Q
* Warning:  Layers with Unassigned FRINGE Capacitance.
6 S6 j2 a, ?# @! q* U*   <N Well Resistor ID>
9 K8 l0 ~" }* ~9 n2 o3 T. R*   <Poly Resistor ID>, `9 N3 K0 ~1 ~5 D- W8 [# \
*   <Poly2 Resistor ID>
- p" K2 A# z8 E2 ]*   <N Diff Resistor ID>
5 A& D2 U4 Q3 K9 ^' R# S3 x*   <P Diff Resistor ID>
5 l! [9 M! A) G*   <P Base Resistor ID>
( U, ^  T" h8 T) ~*   <Pad Comment>, J, x" p% p% c( P$ `' c
*   <Poly1-Poly2 Capacitor ID>
! }5 \* V0 }2 |  {* Warning:  Layers with Zero Resistance.
0 X/ F' Q6 j% X3 S*   <NMOS Capacitor ID>$ l* ~6 `7 v% U& u2 a) W
*   <PMOS Capacitor ID>% l$ Y/ }+ g: Y9 z
*   <Pad Comment>
8 N+ R. v8 v: [*   <Poly1-Poly2 Capacitor ID>: l& t9 }/ B. B6 M% \8 {; q

2 m6 c6 V# U+ S& F6 _* [6 Z# L* NODE NAME ALIASES; ?) M/ o# {4 S3 j2 i* e* m
*       1 = B (12,-14). b! \) Q1 A' H; K) `* j0 j0 n+ F
*       2 = A (-16,-18)+ u, I& S( d* r* K1 t. g
*       3 = OUT (-2,-21)
; @$ s+ p, d+ U- o*       4 = GND (-30,-35)8 t6 a" L+ u, l: Y
*       5 = Vdd (-32,14)/ f2 L! Q  S; t- m4 @4 \% P
M1 Vdd B OUT Vdd PMOS L=2u W=6u 4 Q4 W& [7 d0 Q( v% N* }
* M1 DRAIN GATE SOURCE BULK (3 -3 5 3)
" q# M8 C( Q8 ]4 M3 SM2 OUT A Vdd Vdd PMOS L=2u W=6u ) j/ x. W0 n8 i
* M2 DRAIN GATE SOURCE BULK (-5 -3 -3 3)
: m! ~8 E* q( f9 gM3 OUT B 6 GND NMOS L=2u W=6u
+ c4 }1 e; i5 e# c: h* M3 DRAIN GATE SOURCE BULK (3 -31 5 -25) # b: |" ^. _4 V. L
M4 6 A GND GND NMOS L=2u W=6u
0 y1 _5 l  v, d4 X4 R3 Z* M4 DRAIN GATE SOURCE BULK (-5 -31 -3 -25) 4 v! g7 ~% v6 x+ r( j- D! c: P$ N
* Total Nodes: 69 Z9 l& ?: I7 L4 e+ v; V
* Total Elements: 4
; ~6 V  @  w3 m1 h! A. V  S  t' L1 N* Total Number of Shorted Elements not written to the SPICE file: 0- D8 Y! s% v0 q% ]( L  g9 F
* Extract Elapsed Time: 0 seconds8 V. q3 H  I) W; Y, O
.END
作者: m851055    時間: 2009-5-30 10:14 PM
與非門2 files name改為英文名稱.......................
作者: xjyy    時間: 2009-6-2 02:16 AM
我宅了一周 沒想到栽在路徑上  萬分感謝 ！！！！！！！！！！



歡迎光臨 Chip123 科技應用創新平台 (http://chip123.com/) Powered by Discuz! X3.2